Searched refs:HZ (Results 1 – 25 of 316) sorted by relevance
12345678910>>...13
18 SCSI_DEFAULT_EH_TIMEOUT = 10 * HZ,222 #define FORMAT_UNIT_TIMEOUT (2 * 60 * 60 * HZ)223 #define START_STOP_TIMEOUT (60 * HZ)224 #define MOVE_MEDIUM_TIMEOUT (5 * 60 * HZ)225 #define READ_ELEMENT_STATUS_TIMEOUT (5 * 60 * HZ)226 #define READ_DEFECT_DATA_TIMEOUT (60 * HZ )
267 #define SG_DEFAULT_TIMEOUT (60*HZ) /* HZ == 'jiffies in 1 second' */
22 SCSI_DEFAULT_EH_TIMEOUT = 10 * HZ,230 #define FORMAT_UNIT_TIMEOUT (2 * 60 * 60 * HZ)231 #define START_STOP_TIMEOUT (60 * HZ)232 #define MOVE_MEDIUM_TIMEOUT (5 * 60 * HZ)233 #define READ_ELEMENT_STATUS_TIMEOUT (5 * 60 * HZ)234 #define READ_DEFECT_DATA_TIMEOUT (60 * HZ )
50 ! cd $(SRCDIR); $(CC) -c ${CFLAGS} -DREG=register -DHZ=${HZ} ${OPTON} dhry_1.c51 ! cd $(SRCDIR); $(CC) -c ${CFLAGS} -DREG=register -DHZ=${HZ} ${OPTON} dhry_2.c61 ! cd $(SRCDIR); $(CC) -c ${CFLAGS} -DREG=register -DHZ=${HZ} ${OPTON} dhry_1.c -o dhry_1_reg.o62 ! cd $(SRCDIR); $(CC) -c ${CFLAGS} -DREG=register -DHZ=${HZ} ${OPTON} dhry_2.c -o dhry_2_reg.o
5 #ifndef HZ6 #define HZ 100 macro
21 #define NFS_MAX_UDP_TIMEOUT (60*HZ)22 #define NFS_MAX_TCP_TIMEOUT (600*HZ)
107 #define LP_TIMEOUT_INTERRUPT (60 * HZ)108 #define LP_TIMEOUT_POLLED (10 * HZ)
26 #define EQL_DEFAULT_RESCHED_IVAL HZ
30 #define PACKET_WAIT_TIME (HZ * 5 / 1000)
121 #define AHZ (HZ)
178 #define MFC_ASSERT_THRESH (3*HZ) /* Maximal freq. of asserts */
377 static final int HZ = LMBCS_LAST + 1; // 23 field in UConverterSharedData.UConverterType378 static final int SCSU = HZ + 1; // 24
16 #define NFSD_USAGE_WRAP (HZ*1000000)
12 JgmVXcpagrLmcSnkG265zdDW9Vu7vjAKhxjLXmbE0aowzdo/HZ+u3R2hpZbOyv33
5 HZ = 100 variable
313 / ((float) HZ * ((float) Number_Of_Runs)); in dhry()314 Dhrystones_Per_Second = ((float) HZ * (float) Number_Of_Runs) in dhry()
22 #define FC_DEFAULT_BSG_TIMEOUT (10 * HZ)
22 - clock-frequency : The rate in HZ in input of the Andestech ATCPIT100 timer
773 if (1000 % HZ == 0 ? next <= 1000 / HZ : (next < INT_MAX / HZ && next * HZ <= 1000)) { in main_loop()
180 mod_timer(&otg_workaround, jiffies + POLL_SECONDS * HZ); in otg_timer()304 mod_timer(&otg_workaround, jiffies + POLL_SECONDS * HZ); in am35x_musb_interrupt()346 mod_timer(&otg_workaround, jiffies + POLL_SECONDS * HZ); in am35x_musb_interrupt()
245 jiffies + wrp->poll_seconds * HZ); in otg_timer()364 jiffies + wrp->poll_seconds * HZ); in dsps_interrupt()400 mod_timer(&glue->timer, jiffies + wrp->poll_seconds * HZ); in dsps_interrupt()
12 #define CLOCKS_PER_SEC HZ
161 "HZ",211 // Test ticket 5691: HZ with illegal tilde sequences.213 "HZ",237 // test that HZ limits its byte values to lead bytes 21..7d and trail bytes 21..7e239 "HZ",601 // HZ-GB-2312605 "HZ-GB-2312",612 "HZ-GB-2312",620 "HZ-GB-2312",627 "HZ-GB-2312",[all …]
31 Clock is derived from jiffies. On architectures with HZ=100
38 …���FĊ _q��cV���z��0n�Zq��\�z��8����Ȁ'��-(��?d`�ǖ�Q7q����2M�� 3��M��v��HZ SmGd��$%�ǰ��p�� 2…