Home
last modified time | relevance | path

Searched refs:ISL_FORMAT_R16_UNORM (Results 1 – 18 of 18) sorted by relevance

/external/mesa3d/src/intel/vulkan/
Danv_formats.c203 fmt1(VK_FORMAT_R16_UNORM, ISL_FORMAT_R16_UNORM),
258 d_fmt(VK_FORMAT_D16_UNORM, ISL_FORMAT_R16_UNORM),
392 y_plane(0, ISL_FORMAT_R16_UNORM, RGBA, _ISL_SWIZZLE(GREEN, ZERO, ZERO, ZERO), 1, 1),
393 … chroma_plane(1, ISL_FORMAT_R16_UNORM, RGBA, _ISL_SWIZZLE(BLUE, ZERO, ZERO, ZERO), 2, 2),
394 … chroma_plane(2, ISL_FORMAT_R16_UNORM, RGBA, _ISL_SWIZZLE(RED, ZERO, ZERO, ZERO), 2, 2)),
396 y_plane(0, ISL_FORMAT_R16_UNORM, RGBA, _ISL_SWIZZLE(GREEN, ZERO, ZERO, ZERO), 1, 1),
399 y_plane(0, ISL_FORMAT_R16_UNORM, RGBA, _ISL_SWIZZLE(GREEN, ZERO, ZERO, ZERO), 1, 1),
400 … chroma_plane(1, ISL_FORMAT_R16_UNORM, RGBA, _ISL_SWIZZLE(BLUE, ZERO, ZERO, ZERO), 2, 1),
401 … chroma_plane(2, ISL_FORMAT_R16_UNORM, RGBA, _ISL_SWIZZLE(RED, ZERO, ZERO, ZERO), 2, 1)),
403 y_plane(0, ISL_FORMAT_R16_UNORM, RGBA, _ISL_SWIZZLE(GREEN, ZERO, ZERO, ZERO), 1, 1),
[all …]
/external/mesa3d/src/mesa/drivers/dri/i965/
Dbrw_surface_formats.c62 [MESA_FORMAT_R_UNORM16] = ISL_FORMAT_R16_UNORM, in brw_isl_format_for_mesa_format()
266 render = ISL_FORMAT_R16_UNORM; in intel_screen_init_surface_formats()
462 return ISL_FORMAT_R16_UNORM; in translate_tex_format()
Dbrw_draw_upload.c140 ISL_FORMAT_R16_UNORM,
Dbrw_blorp.c228 return ISL_FORMAT_R16_UNORM; in brw_blorp_to_isl_format()
Dbrw_wm_surface_state.c555 format = ISL_FORMAT_R16_UNORM; in brw_update_texture_surface()
/external/mesa3d/src/intel/isl/
Disl_gen12.c62 info->format != ISL_FORMAT_R16_UNORM ? in isl_gen12_choose_image_alignment_el()
Disl_storage_image.c68 case ISL_FORMAT_R16_UNORM: in isl_is_storage_image_format()
187 case ISL_FORMAT_R16_UNORM: in isl_lower_storage_image_format()
Disl_gen8.c132 *image_align_el = info->format == ISL_FORMAT_R16_UNORM ? in isl_gen8_choose_image_alignment_el()
Disl_gen7.c368 *image_align_el = info->format == ISL_FORMAT_R16_UNORM ? in isl_gen7_choose_image_alignment_el()
Disl_emit_depth_stencil.c285 case ISL_FORMAT_R16_UNORM: in isl_genX()
Disl_format.c390 [PIPE_FORMAT_Z16_UNORM] = ISL_FORMAT_R16_UNORM, in isl_format_for_pipe_format()
427 [PIPE_FORMAT_R16_UNORM] = ISL_FORMAT_R16_UNORM, in isl_format_for_pipe_format()
504 [PIPE_FORMAT_I16_UNORM] = ISL_FORMAT_R16_UNORM, in isl_format_for_pipe_format()
517 [PIPE_FORMAT_L16_UNORM] = ISL_FORMAT_R16_UNORM, in isl_format_for_pipe_format()
533 [PIPE_FORMAT_A16_UNORM] = ISL_FORMAT_R16_UNORM, in isl_format_for_pipe_format()
1057 case ISL_FORMAT_R16_UNORM: in isl_format_get_depth_format()
Disl.h215 ISL_FORMAT_R16_UNORM = 266, enumerator
1933 (info->format == ISL_FORMAT_R16_UNORM); in isl_surf_info_is_z16()
Disl_surface_state.c660 case ISL_FORMAT_R16_UNORM: in isl_genX()
Disl.c1810 case ISL_FORMAT_R16_UNORM: in isl_surf_get_hiz_surf()
2786 case ISL_FORMAT_R16_UNORM: in isl_surf_get_depth_format()
2985 case ISL_FORMAT_R16_UNORM: return 0x14; in isl_format_get_aux_map_encoding()
/external/mesa3d/src/gallium/drivers/iris/
Diris_formats.c140 format == ISL_FORMAT_R16_UNORM || in iris_is_format_supported()
/external/mesa3d/src/intel/blorp/
Dblorp_clear.c759 if (devinfo->gen == 8 && surf->format == ISL_FORMAT_R16_UNORM) { in blorp_can_hiz_clear_depth()
Dblorp_blit.c1742 return ISL_FORMAT_R16_UNORM; in get_red_format_for_rgb_format()
2535 case ISL_FORMAT_R16_UNORM: in get_ccs_compatible_copy_format()
/external/mesa3d/prebuilt-intermediates/isl/
Disl_format_layout.c2190 [ISL_FORMAT_R16_UNORM] = {
2191 .format = ISL_FORMAT_R16_UNORM,