Home
last modified time | relevance | path

Searched refs:L1CSR0_CPE (Results 1 – 3 of 3) sorted by relevance

/external/u-boot/arch/powerpc/cpu/mpc85xx/
Drelease.S128 lis r3,(L1CSR0_CPE|L1CSR0_DCE)@h
129 ori r3,r3,(L1CSR0_CPE|L1CSR0_DCE)@l
Dstart.S797 lis r3,(L1CSR0_CPE|L1CSR0_DCE)@h
798 ori r3,r3,(L1CSR0_CPE|L1CSR0_DCE)@l
1407 ori r0,r0,(L1CSR0_CPE | L1CSR0_DCE)@l
1408 oris r0,r0,(L1CSR0_CPE | L1CSR0_DCE)@h
/external/u-boot/arch/powerpc/include/asm/
Dprocessor.h486 #define L1CSR0_CPE 0x00010000 /* Data Cache Parity Enable */ macro