Home
last modified time | relevance | path

Searched refs:LBB1_3 (Results 1 – 25 of 39) sorted by relevance

12

/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/RISCV/
Ddouble-previous-failure.ll34 ; RV32IFD-NEXT: bnez a0, .LBB1_3
41 ; RV32IFD-NEXT: beqz a0, .LBB1_3
45 ; RV32IFD-NEXT: .LBB1_3: # %if.then
Dzext-with-load-is-free.ll51 ; RV32I-NEXT: bne a2, a1, .LBB1_3
56 ; RV32I-NEXT: bne a0, a1, .LBB1_3
60 ; RV32I-NEXT: .LBB1_3: # %if.then
Danalyze-branch.ll53 ; RV32I-NEXT: beq a0, a1, .LBB1_3
60 ; RV32I-NEXT: .LBB1_3: # %true
/external/llvm/test/CodeGen/AArch64/
Daarch64-tbz.ll28 ; CHECK: cbz {{x[0-9]}}, {{.LBB1_3}}
29 ; CHECK: tbz w[[REG1:[0-9]+]], #3, {{.LBB1_3}}
31 ; CHECK-NOT: cbz [[REG2]], {{.LBB1_3}}
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AArch64/
Daarch64-tbz.ll28 ; CHECK: cbz {{x[0-9]}}, {{.LBB1_3}}
29 ; CHECK: tbz w[[REG1:[0-9]+]], #3, {{.LBB1_3}}
31 ; CHECK-NOT: cbz [[REG2]], {{.LBB1_3}}
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/X86/
Dand-su.ll41 ; CHECK-NEXT: je .LBB1_3
44 ; CHECK-NEXT: .LBB1_3: # %bb13
Di128-mul.ll135 ; X86-NOBMI-NEXT: je .LBB1_3
210 ; X86-NOBMI-NEXT: .LBB1_3: # %for.end
230 ; X86-BMI-NEXT: je .LBB1_3
296 ; X86-BMI-NEXT: .LBB1_3: # %for.end
309 ; X64-NOBMI-NEXT: je .LBB1_3
327 ; X64-NOBMI-NEXT: .LBB1_3: # %for.end
334 ; X64-BMI-NEXT: je .LBB1_3
352 ; X64-BMI-NEXT: .LBB1_3: # %for.end
Dvec_setcc-2.ll80 ; SSE2-NEXT: je LBB1_3
96 ; SSE2-NEXT: LBB1_3: ## %for.end
102 ; SSE41-NEXT: je LBB1_3
119 ; SSE41-NEXT: LBB1_3: ## %for.end
Dshadow-stack.ll145 ; X86_64-NEXT: jne LBB1_3
152 ; X86_64-NEXT: LBB1_3: ## %if.end
194 ; X86-NEXT: jne LBB1_3
201 ; X86-NEXT: LBB1_3: ## %if.end
Dselect-mmx.ll93 ; I32-NEXT: jmp .LBB1_3
96 ; I32-NEXT: .LBB1_3:
Dmachine-cse.ll71 ; CHECK-NEXT: .LBB1_3: # %for.body53.us
73 ; CHECK-NEXT: jmp .LBB1_3
D3addr-16bit.ll95 ; X32-NEXT: jmp LBB1_3
98 ; X32-NEXT: LBB1_3: ## %bb1
Dlea-opt.ll93 ; ENABLED-NEXT: je .LBB1_3
101 ; ENABLED-NEXT: .LBB1_3: # %sw.bb.2
116 ; DISABLED-NEXT: je .LBB1_3
124 ; DISABLED-NEXT: .LBB1_3: # %sw.bb.2
Dseh-catchpad.ll138 ; CHECK-NEXT: .long .LBB1_3@IMGREL
142 ; CHECK-NEXT: .long .LBB1_3@IMGREL
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/PowerPC/
Dsjlj.ll77 ; CHECK: bcl 20, 31, .LBB1_3
79 ; CHECK: #EH_SjLj_Setup .LBB1_3
82 ; CHECK: .LBB1_3:
/external/llvm/test/CodeGen/SPARC/
Dsjlj.ll69 ; CHECK: ba .LBB1_3
73 ; CHECK:.LBB1_3: ! %entry
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/AArch64/
Darm64-leaf-compact-unwind.s97 LBB1_3: ; %for.body4 label
103 b.ne LBB1_3
/external/llvm/test/MC/AArch64/
Darm64-leaf-compact-unwind.s97 LBB1_3: ; %for.body4 label
103 b.ne LBB1_3
/external/llvm/lib/Target/ARM/
DREADME-Thumb.txt43 .long LBB1_3
57 .long LBB1_3
112 LBB1_3: @newFuncRoot
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/
DREADME-Thumb.txt43 .long LBB1_3
57 .long LBB1_3
112 LBB1_3: @newFuncRoot
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/Mips/
Dshrink-wrapping.ll292 ; SHRINK-WRAP-64-STATIC-NEXT: j .LBB1_3
312 ; NO-SHRINK-WRAP-64-STATIC-NEXT: j .LBB1_3
323 ; SHRINK-WRAP-64-PIC-NEXT: bne $4, $1, .LBB1_3
337 ; SHRINK-WRAP-64-PIC-NEXT: .LBB1_3: # %if.then
359 ; NO-SHRINK-WRAP-64-PIC-NEXT: bne $4, $1, .LBB1_3
373 ; NO-SHRINK-WRAP-64-PIC-NEXT: .LBB1_3: # %if.then
/external/llvm/lib/Target/X86/
DREADME-X86-64.txt92 jbe LBB1_3 ## bb
100 LBB1_3: ## bb
/external/llvm/test/CodeGen/X86/
Dseh-catchpad.ll138 ; CHECK-NEXT: .long .LBB1_3@IMGREL
142 ; CHECK-NEXT: .long .LBB1_3@IMGREL
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/
DREADME-X86-64.txt92 jbe LBB1_3 ## bb
100 LBB1_3: ## bb
/external/llvm/test/CodeGen/ARM/
Dlsr-code-insertion.ll6 ;LBB1_3: @cond_true

12