| /external/llvm/lib/Transforms/InstCombine/ |
| D | InstCombineSelect.cpp | 1103 Value *LHS, *RHS, *LHS2, *RHS2; in visitSelectInst() local
1138 if (SelectPatternFlavor SPF2 = matchSelectPattern(LHS, LHS2, RHS2).Flavor) in visitSelectInst()
1139 if (Instruction *R = FoldSPFofSPF(cast<Instruction>(LHS),SPF2,LHS2,RHS2, in visitSelectInst()
1142 if (SelectPatternFlavor SPF2 = matchSelectPattern(RHS, LHS2, RHS2).Flavor) in visitSelectInst()
1143 if (Instruction *R = FoldSPFofSPF(cast<Instruction>(RHS),SPF2,LHS2,RHS2, in visitSelectInst()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Transforms/InstCombine/ |
| D | InstCombineSelect.cpp | 1762 Value *LHS, *RHS, *LHS2, *RHS2; in visitSelectInst() local
1821 if (SelectPatternFlavor SPF2 = matchSelectPattern(LHS, LHS2, RHS2).Flavor) in visitSelectInst()
1822 if (Instruction *R = foldSPFofSPF(cast<Instruction>(LHS),SPF2,LHS2,RHS2, in visitSelectInst()
1825 if (SelectPatternFlavor SPF2 = matchSelectPattern(RHS, LHS2, RHS2).Flavor) in visitSelectInst()
1826 if (Instruction *R = foldSPFofSPF(cast<Instruction>(RHS),SPF2,LHS2,RHS2, in visitSelectInst()
|
| /external/tensorflow/tensorflow/compiler/mlir/tensorflow/tests/ |
| D | lower_tf.mlir | 188 // CHECK: %[[LHS2:.*]] = "tf.Mul"(%[[ARG0]], %[[ARG0]])
189 // CHECK: %[[LHS3:.*]] = "tf.Mul"(%[[LHS2]], %[[ARG0]])
|
| /external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AArch64/ |
| D | cond-sel.ll | 151 ; CHECK: cmp [[LHS2:w[0-9]+]], [[RHS2:w[0-9]+]]
|
| /external/llvm/test/CodeGen/AArch64/ |
| D | cond-sel.ll | 151 ; CHECK: cmp [[LHS2:w[0-9]+]], [[RHS2:w[0-9]+]]
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMISelLowering.cpp | 3782 SDValue LHS2 = Op2.getOperand(0); in isSaturatingConditional() local
3793 SDValue *K2 = isa<ConstantSDNode>(LHS2) ? &LHS2 : isa<ConstantSDNode>(RHS2) in isSaturatingConditional()
3798 SDValue V2Tmp = (K2 && *K2 == LHS2) ? RHS2 : LHS2; in isSaturatingConditional()
3819 : isLowerSaturate(LHS2, RHS2, TrueVal2, FalseVal2, CC2, *K2) ? &Op2 in isSaturatingConditional()
3824 : isUpperSaturate(LHS2, RHS2, TrueVal2, FalseVal2, CC2, *K2) ? &Op2 in isSaturatingConditional()
4044 SDValue LHS1, LHS2; in OptimizeVFPBrcond() local
4046 expandf64Toi32(LHS, DAG, LHS1, LHS2); in OptimizeVFPBrcond()
4048 LHS2 = DAG.getNode(ISD::AND, dl, MVT::i32, LHS2, Mask); in OptimizeVFPBrcond()
4053 SDValue Ops[] = { Chain, ARMcc, LHS1, LHS2, RHS1, RHS2, Dest }; in OptimizeVFPBrcond()
8355 unsigned LHS2 = MI.getOperand(2).getReg(); in EmitInstrWithCustomInserter() local
[all …]
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AVR/ |
| D | AVRISelLowering.cpp | 558 SDValue LHS2 = DAG.getNode(ISD::EXTRACT_ELEMENT, DL, MVT::i16, LHS_1, in getAVRCmp() local
585 Cmp = DAG.getNode(AVRISD::CMPC, DL, MVT::Glue, LHS2, RHS2, Cmp); in getAVRCmp()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/ |
| D | ARMISelLowering.cpp | 4312 SDValue LHS2 = Op2.getOperand(0); in isSaturatingConditional() local
4323 SDValue *K2 = isa<ConstantSDNode>(LHS2) ? &LHS2 : isa<ConstantSDNode>(RHS2) in isSaturatingConditional()
4328 SDValue V2Tmp = (K2 && *K2 == LHS2) ? RHS2 : LHS2; in isSaturatingConditional()
4349 : isLowerSaturate(LHS2, RHS2, TrueVal2, FalseVal2, CC2, *K2) in isSaturatingConditional()
4355 : isUpperSaturate(LHS2, RHS2, TrueVal2, FalseVal2, CC2, *K2) in isSaturatingConditional()
4652 SDValue LHS1, LHS2; in OptimizeVFPBrcond() local
4654 expandf64Toi32(LHS, DAG, LHS1, LHS2); in OptimizeVFPBrcond()
4656 LHS2 = DAG.getNode(ISD::AND, dl, MVT::i32, LHS2, Mask); in OptimizeVFPBrcond()
4661 SDValue Ops[] = { Chain, ARMcc, LHS1, LHS2, RHS1, RHS2, Dest }; in OptimizeVFPBrcond()
9391 unsigned LHS2 = MI.getOperand(2).getReg(); in EmitInstrWithCustomInserter() local
[all …]
|
| /external/llvm/lib/Target/X86/ |
| D | X86ISelLowering.cpp | 15119 SDValue LHS2 = extract128BitVector(LHS, NumElems / 2, DAG, dl); in Lower256IntVSETCC() local
15131 DAG.getNode(Op.getOpcode(), dl, NewVT, LHS2, RHS2, CC)); in Lower256IntVSETCC()
19223 SDValue LHS2 = extract128BitVector(LHS, NumElems / 2, DAG, dl); in Lower256IntArith() local
19235 DAG.getNode(Op.getOpcode(), dl, NewVT, LHS2, RHS2)); in Lower256IntArith()
19252 SDValue LHS2 = extract256BitVector(LHS, NumElems / 2, DAG, dl); in Lower512IntArith() local
19264 DAG.getNode(Op.getOpcode(), dl, NewVT, LHS2, RHS2)); in Lower512IntArith()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/ |
| D | X86ISelLowering.cpp | 18251 SDValue LHS2 = extract128BitVector(LHS, NumElems / 2, DAG, dl); in Lower256IntVSETCC() local
18263 DAG.getNode(Op.getOpcode(), dl, NewVT, LHS2, RHS2, CC)); in Lower256IntVSETCC()
22437 SDValue LHS2 = extract128BitVector(LHS, NumElems / 2, DAG, dl); in Lower256IntArith() local
22449 DAG.getNode(Op.getOpcode(), dl, NewVT, LHS2, RHS2)); in Lower256IntArith()
22466 SDValue LHS2 = extract256BitVector(LHS, NumElems / 2, DAG, dl); in Lower512IntArith() local
22478 DAG.getNode(Op.getOpcode(), dl, NewVT, LHS2, RHS2)); in Lower512IntArith()
|