Searched refs:LSRV (Results 1 – 13 of 13) sorted by relevance
| /external/pcre/dist2/src/sljit/ |
| D | sljitNativeARM_64.c | 103 #define LSRV 0x9ac02400 macro
785 FAIL_IF(push_inst(compiler, (LSRV ^ inv_bits) | RD(dst) | RN(arg1) | RM(arg2))); in emit_op_imm()
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64SchedCyclone.td | 169 // ASRV,LSLV,LSRV,RORV,BFM,SBFM,UBFM
|
| D | AArch64InstrInfo.td | 704 defm LSRV : Shift<0b01, "lsr", srl>;
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/ |
| D | AArch64SchedCyclone.td | 171 // ASRV,LSLV,LSRV,RORV,BFM,SBFM,UBFM
|
| D | AArch64SchedFalkorDetails.td | 1232 def : InstRW<[FalkorWr_1XYZ_1cyc], (instregex "^(LSLV|LSRV|ASRV|RORV)(W|X)r$")>;
|
| D | AArch64InstrInfo.td | 903 defm LSRV : Shift<0b01, "lsr", srl>;
|
| /external/v8/src/codegen/arm64/ |
| D | constants-arm64.h | 1078 LSRV = LSRV_w, enumerator
|
| D | assembler-arm64.cc | 948 Emit(SF(rd) | LSRV | Rm(rm) | Rn(rn) | Rd(rd)); in lsrv()
|
| /external/vixl/src/aarch64/ |
| D | constants-aarch64.h | 1329 LSRV = LSRV_w, enumerator
|
| D | disasm-aarch64.cc | 813 FORMAT(LSRV, "lsr"); in VisitDataProcessing2Source()
|
| D | assembler-aarch64.cc | 656 Emit(SF(rd) | LSRV | Rm(rm) | Rn(rn) | Rd(rd)); in lsrv()
|
| /external/v8/src/diagnostics/arm64/ |
| D | disasm-arm64.cc | 649 FORMAT(LSRV, "lsr"); in VisitDataProcessing2Source()
|
| /external/vixl/doc/aarch64/ |
| D | supported-instructions-aarch64.md | 1892 ### LSRV ### subsection
|