| /external/llvm/lib/Target/PowerPC/ |
| D | PPCHazardRecognizers.cpp | 402 if (Opcode == PPC::MTCTR || Opcode == PPC::MTCTR8) HasCTRSet = true; in EmitInstruction()
|
| D | PPCISelLowering.h | 121 MTCTR, enumerator
|
| D | PPCISelDAGToDAG.cpp | 2979 unsigned Opc = Target.getValueType() == MVT::i32 ? PPC::MTCTR : PPC::MTCTR8; in Select()
|
| D | PPCISelLowering.cpp | 1040 case PPCISD::MTCTR: return "PPCISD::MTCTR"; in getTargetNodeName()
4490 Chain = DAG.getNode(PPCISD::MTCTR, dl, NodeTys, in PrepareCall()
8881 TII->get(PVT == MVT::i64 ? PPC::MTCTR8 : PPC::MTCTR)).addReg(Tmp); in emitEHSjLjLongJmp()
|
| D | PPCInstrInfo.td | 191 def PPCmtctr : SDNode<"PPCISD::MTCTR", SDT_PPCCall,
2315 def MTCTR : XFXForm_7_ext<31, 467, 9, (outs), (ins gprc:$rS),
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/PowerPC/ |
| D | PPCHazardRecognizers.cpp | 402 if (Opcode == PPC::MTCTR || Opcode == PPC::MTCTR8) HasCTRSet = true; in EmitInstruction()
|
| D | PPCISelLowering.h | 165 MTCTR, enumerator
|
| D | P9InstrResources.td | 923 (instregex "MTCTR(8)?(loop)?$"),
|
| D | PPCISelLowering.cpp | 1292 case PPCISD::MTCTR: return "PPCISD::MTCTR"; in getTargetNodeName()
5021 Chain = DAG.getNode(PPCISD::MTCTR, dl, NodeTys, in PrepareCall()
10205 TII->get(PVT == MVT::i64 ? PPC::MTCTR8 : PPC::MTCTR)).addReg(Tmp); in emitEHSjLjLongJmp()
|
| D | PPCInstrInfo.td | 241 def PPCmtctr : SDNode<"PPCISD::MTCTR", SDT_PPCCall,
2556 def MTCTR : XFXForm_7_ext<31, 467, 9, (outs), (ins gprc:$rS),
|
| D | PPCISelDAGToDAG.cpp | 4777 unsigned Opc = Target.getValueType() == MVT::i32 ? PPC::MTCTR : PPC::MTCTR8; in Select()
|
| /external/pcre/dist2/src/sljit/ |
| D | sljitNativePPC_common.c | 189 #define MTCTR (HI(31) | LO(467) | 0x90000) macro
1895 PTR_FAIL_IF(push_inst(compiler, MTCTR | S(TMP_CALL_REG))); in sljit_emit_jump()
1957 FAIL_IF(push_inst(compiler, MTCTR | S(src_r))); in sljit_emit_ijump()
|
| /external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/PowerPC/ |
| D | PPCGenFastISel.inc | 1531 // FastEmit functions for PPCISD::MTCTR.
1536 return fastEmitInst_r(PPC::MTCTR, &PPC::GPRCRegClass, Op0, Op0IsKill);
1727 case PPCISD::MTCTR: return fastEmit_PPCISD_MTCTR_r(VT, RetVT, Op0, Op0IsKill);
|
| D | PPCGenMCCodeEmitter.inc | 1101 UINT64_C(2080965542), // MTCTR
4068 case PPC::MTCTR:
6690 0, // MTCTR = 1088
|
| D | PPCGenAsmWriter.inc | 2706 549270U, // MTCTR
4864 0U, // MTCTR
|
| D | PPCGenInstrInfo.inc | 1103 MTCTR = 1088,
3934 …0, 4, 226, 0, 0x9ULL, nullptr, ImplicitList9, OperandInfo149, -1 ,nullptr }, // Inst #1088 = MTCTR
|
| D | PPCGenDisassemblerTables.inc | 1596 /* 7472 */ MCD::OPC_Decode, 192, 8, 51, // Opcode: MTCTR
|
| D | PPCGenAsmMatcher.inc | 5902 { 7284 /* mtctr */, PPC::MTCTR, Convert__RegGPRC1_0, 0, { MCK_RegGPRC }, },
|
| D | PPCGenDAGISel.inc | 27795 /* 66190*/ /*SwitchOpcode*/ 27, TARGET_VAL(PPCISD::MTCTR),// ->66220
27802 /* 66201*/ OPC_MorphNodeTo1, TARGET_VAL(PPC::MTCTR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutp…
27805 // Dst: (MTCTR:{ *:[i32] } i32:{ *:[i32] }:$rS)
|
| /external/capstone/arch/PowerPC/ |
| D | PPCGenDisassemblerTables.inc | 993 /* 4038 */ MCD_OPC_Decode, 181, 5, 35, // Opcode: MTCTR
|
| D | PPCGenAsmWriter.inc | 713 283817U, // MTCTR
1986 0U, // MTCTR
|