Home
last modified time | relevance | path

Searched refs:OUT_RELOC (Results 1 – 25 of 82) sorted by relevance

1234

/external/mesa3d/src/gallium/drivers/freedreno/a5xx/
Dfd5_query.c69 OUT_RELOC(ring, query_sample(aq, start)); in occlusion_resume()
84 OUT_RELOC(ring, query_sample(aq, stop)); in occlusion_pause()
94 OUT_RELOC(ring, query_sample(aq, stop)); in occlusion_pause()
102 OUT_RELOC(ring, query_sample(aq, stop)); in occlusion_pause()
111 OUT_RELOC(ring, query_sample(aq, result)); /* dst */ in occlusion_pause()
112 OUT_RELOC(ring, query_sample(aq, result)); /* srcA */ in occlusion_pause()
113 OUT_RELOC(ring, query_sample(aq, stop)); /* srcB */ in occlusion_pause()
114 OUT_RELOC(ring, query_sample(aq, start)); /* srcC */ in occlusion_pause()
171 OUT_RELOC(ring, query_sample(aq, start)); in timestamp_resume()
185 OUT_RELOC(ring, query_sample(aq, stop)); in timestamp_pause()
[all …]
Dfd5_draw.h73 OUT_RELOC(ring, fd_resource(idx_buffer)->bo, idx_offset, 0, 0); in fd5_draw()
107 OUT_RELOC(ring, fd_resource(idx)->bo, in fd5_draw_emit()
110 OUT_RELOC(ring, ind->bo, info->indirect->offset, 0, 0); in fd5_draw_emit()
115 OUT_RELOC(ring, ind->bo, info->indirect->offset, 0, 0); in fd5_draw_emit()
Dfd5_gmem.c112 OUT_RELOC(ring, rsc->bo, offset, 0, 0); /* BASE_LO/HI */ in emit_mrt()
157 OUT_RELOC(ring, rsc->bo, 0, 0, 0); /* RB_DEPTH_BUFFER_BASE_LO/HI */ in emit_zs()
172 OUT_RELOC(ring, rsc->lrz, 0x1000, 0, 0); in emit_zs()
176 OUT_RELOC(ring, rsc->lrz, 0, 0, 0); in emit_zs()
203 OUT_RELOC(ring, rsc->stencil->bo, 0, 0, 0); /* RB_STENCIL_BASE_LO/HI */ in emit_zs()
270 OUT_RELOC(ring, fd5_ctx->vsc_size_mem, 0, 0, 0); /* VSC_SIZE_ADDRESS_LO/HI */ in update_vsc_pipe()
291 OUT_RELOC(ring, ctx->vsc_pipe_bo[i], 0, 0, 0); /* VSC_PIPE_DATA_ADDRESS[i].LO/HI */ in update_vsc_pipe()
352 OUT_RELOC(ring, fd5_context(ctx)->blit_mem, 0, 0, 0); /* ADDR_LO/HI */ in emit_binning_pass()
446 OUT_RELOC(ring, pipe_bo, 0, 0, 0); /* VSC_PIPE[p].DATA_ADDRESS */ in fd5_emit_tile_prep()
447 OUT_RELOC(ring, fd5_ctx->vsc_size_mem, /* VSC_SIZE_ADDRESS + (p * 4) */ in fd5_emit_tile_prep()
[all …]
Dfd5_compute.c132 OUT_RELOC(ring, v->bo, 0, 0, 0); /* SP_CS_OBJ_START_LO/HI */ in cs_program_emit()
184 OUT_RELOC(ring, fd_resource(prsc)->bo, 0, 0, 0); in fd5_launch_grid()
216 OUT_RELOC(ring, rsc->bo, info->indirect_offset, 0, 0); /* ADDR_LO/HI */ in fd5_launch_grid()
/external/mesa3d/src/gallium/drivers/freedreno/a6xx/
Dfd6_query.c71 OUT_RELOC(ring, query_sample(aq, start)); in occlusion_resume()
84 OUT_RELOC(ring, query_sample(aq, stop)); in occlusion_pause()
94 OUT_RELOC(ring, query_sample(aq, stop)); in occlusion_pause()
108 OUT_RELOC(epilogue, query_sample(aq, result)); /* dst */ in occlusion_pause()
109 OUT_RELOC(epilogue, query_sample(aq, result)); /* srcA */ in occlusion_pause()
110 OUT_RELOC(epilogue, query_sample(aq, stop)); /* srcB */ in occlusion_pause()
111 OUT_RELOC(epilogue, query_sample(aq, start)); /* srcC */ in occlusion_pause()
168 OUT_RELOC(ring, query_sample(aq, start)); in timestamp_resume()
182 OUT_RELOC(ring, query_sample(aq, stop)); in time_elapsed_pause()
192 OUT_RELOC(ring, query_sample(aq, result)); /* dst */ in time_elapsed_pause()
[all …]
Dfd6_compute.c128 OUT_RELOC(ring, v->bo, 0, 0, 0); /* SP_CS_OBJ_START_LO/HI */ in cs_program_emit()
166 OUT_RELOC(ring, fd_resource(prsc)->bo, 0, 0, 0); in fd6_launch_grid()
202 OUT_RELOC(ring, rsc->bo, info->indirect_offset, 0, 0); /* ADDR_LO/HI */ in fd6_launch_grid()
Dfd6_emit.h157 OUT_RELOC(ring, control_ptr(fd6_ctx, seqno)); /* ADDR_LO/HI */ in fd6_event_write()
181 OUT_RELOC(ring, control_ptr(fd6_ctx, seqno)); in fd6_cache_flush()
190 OUT_RELOC(ring, control_ptr(fd6_ctx, seqno)); in fd6_cache_flush()
/external/igt-gpu-tools/tests/i915/
Dgem_exec_bad_domains.c164 OUT_RELOC(tmp, I915_GEM_DOMAIN_CPU, 0, 0);
170 OUT_RELOC(tmp, I915_GEM_DOMAIN_CPU, I915_GEM_DOMAIN_CPU, 0);
178 OUT_RELOC(tmp, I915_GEM_DOMAIN_GTT, 0, 0);
184 OUT_RELOC(tmp, I915_GEM_DOMAIN_GTT, I915_GEM_DOMAIN_GTT, 0);
194 OUT_RELOC(tmp, I915_GEM_DOMAIN_RENDER,
197 OUT_RELOC(tmp, I915_GEM_DOMAIN_INSTRUCTION,
209 OUT_RELOC(tmp, ~(I915_GEM_GPU_DOMAINS | I915_GEM_DOMAIN_GTT | I915_GEM_DOMAIN_CPU),
216 OUT_RELOC(tmp, I915_GEM_DOMAIN_GTT << 1,
Dgem_pipe_control_store_loop.c124 OUT_RELOC(target_bo, in store_pipe_control_loop()
134 OUT_RELOC(target_bo, in store_pipe_control_loop()
/external/mesa3d/src/freedreno/computerator/
Da6xx.c168 OUT_RELOC(ring, v->bo, 0, 0, 0); /* SP_CS_OBJ_START_LO/HI */ in cs_program_emit()
174 OUT_RELOC(ring, v->bo, 0, 0, 0); in cs_program_emit()
182 OUT_RELOC(ring, v->bo, 0, 0, 0); in cs_program_emit()
272 OUT_RELOC(state, kernel->bufs[i], 0, 0, 0); in cs_ibo_emit()
314 OUT_RELOC(ring, control_ptr(a6xx_backend, seqno)); /* ADDR_LO/HI */ in event_write()
333 OUT_RELOC(ring, control_ptr(a6xx_backend, seqno)); in cache_flush()
342 OUT_RELOC(ring, control_ptr(a6xx_backend, seqno)); in cache_flush()
412 OUT_RELOC(ring, query_sample_idx(a6xx_backend, i, start)); in a6xx_emit_grid()
432 OUT_RELOC(ring, query_sample_idx(a6xx_backend, i, stop)); in a6xx_emit_grid()
441 OUT_RELOC(ring, query_sample_idx(a6xx_backend, i, result)); /* dst */ in a6xx_emit_grid()
[all …]
/external/mesa3d/src/gallium/drivers/freedreno/a4xx/
Dfd4_query.c170 OUT_RELOC(ring, scratch_bo, sample_off, 0, 0); in time_elapsed_get_sample()
184 OUT_RELOC(ring, scratch_bo, addr_off, 0, 0); in time_elapsed_get_sample()
192 OUT_RELOC(ring, scratch_bo, addr_off, 0, 0); in time_elapsed_get_sample()
197 OUT_RELOC(ring, scratch_bo, addr_off, 0, 0); in time_elapsed_get_sample()
204 OUT_RELOC(ring, scratch_bo, sample_off, 0, 0); in time_elapsed_get_sample()
209 OUT_RELOC(ring, scratch_bo, sample_off + 0x4, 0, 0); in time_elapsed_get_sample()
Dfd4_draw.h79 OUT_RELOC(ring, fd_resource(idx_buffer)->bo, idx_offset, 0, 0); in fd4_draw()
112 OUT_RELOC(ring, fd_resource(idx)->bo, index_offset, 0, 0); in fd4_draw_emit()
115 OUT_RELOC(ring, ind->bo, info->indirect->offset, 0, 0); in fd4_draw_emit()
120 OUT_RELOC(ring, ind->bo, info->indirect->offset, 0, 0); in fd4_draw_emit()
Dfd4_emit.c89 OUT_RELOC(ring, bo, offset, in fd4_emit_const_bo()
112 OUT_RELOC(ring, fd_resource(prscs[i])->bo, offsets[i], 0, 0); in fd4_emit_const_ptrs()
210 OUT_RELOC(ring, rsc->bo, view->offset, view->texconst4, 0); in emit_textures()
236 OUT_RELOC(ring, rsc->bo, view->offset, view->texconst4, 0); in emit_textures()
260 OUT_RELOC(ring, fd_resource(fd4_ctx->border_color_buf)->bo, off, 0, 0); in emit_textures()
344 OUT_RELOC(ring, rsc->bo, offset, 0, 0); in fd4_emit_gmem_restore_tex()
443 OUT_RELOC(ring, rsc->bo, off, 0, 0); in fd4_emit_vertex_bufs()
477 OUT_RELOC(ring, dummy_vbo, 0, 0, 0); in fd4_emit_vertex_bufs()
891 OUT_RELOC(ring, fd4_ctx->vs_pvt_mem, 0,0,0); /* SP_VS_PVT_MEM_ADDR */ in fd4_emit_restore()
895 OUT_RELOC(ring, fd4_ctx->fs_pvt_mem, 0,0,0); /* SP_FS_PVT_MEM_ADDR */ in fd4_emit_restore()
[all …]
/external/mesa3d/src/mesa/drivers/dri/i965/
Dbrw_misc_state.c68 OUT_RELOC(brw->batch.state.bo, 0, brw->vs.base.state_offset); in upload_pipelined_state_pointers()
70 OUT_RELOC(brw->batch.state.bo, 0, brw->ff_gs.state_offset | 1); in upload_pipelined_state_pointers()
73 OUT_RELOC(brw->batch.state.bo, 0, brw->clip.state_offset | 1); in upload_pipelined_state_pointers()
74 OUT_RELOC(brw->batch.state.bo, 0, brw->sf.state_offset); in upload_pipelined_state_pointers()
75 OUT_RELOC(brw->batch.state.bo, 0, brw->wm.base.state_offset); in upload_pipelined_state_pointers()
76 OUT_RELOC(brw->batch.state.bo, 0, brw->cc.state_offset); in upload_pipelined_state_pointers()
301 OUT_RELOC(depth_mt->bo, RELOC_WRITE, depth_offset); in brw_emit_depth_stencil_hiz()
844 OUT_RELOC(brw->batch.state.bo, 0, 1); in brw_upload_state_base_address()
855 OUT_RELOC(brw->batch.state.bo, 0, 1); in brw_upload_state_base_address()
860 OUT_RELOC(brw->cache.bo, 0, 1); in brw_upload_state_base_address()
[all …]
Dgen7_sol_state.c116 OUT_RELOC(brw_obj->offset_bo, RELOC_WRITE, i * sizeof(uint32_t)); in gen7_pause_transform_feedback()
143 OUT_RELOC(brw_obj->offset_bo, RELOC_WRITE, i * sizeof(uint32_t)); in gen7_resume_transform_feedback()
/external/igt-gpu-tools/tools/
Dintel_perf_counters.c337 OUT_RELOC(stats_bo, in gen5_get_counters()
343 OUT_RELOC(stats_bo, in gen5_get_counters()
385 OUT_RELOC(stats_bo, in gen6_get_counters()
415 OUT_RELOC(stats_bo, in gen7_get_counters()
/external/igt-gpu-tools/lib/
Dgpu_cmds.c224 OUT_RELOC(batch->bo, I915_GEM_DOMAIN_INSTRUCTION, 0, in gen7_emit_state_base_address()
228 OUT_RELOC(batch->bo, I915_GEM_DOMAIN_INSTRUCTION, 0, in gen7_emit_state_base_address()
235 OUT_RELOC(batch->bo, I915_GEM_DOMAIN_INSTRUCTION, 0, in gen7_emit_state_base_address()
583 OUT_RELOC(batch->bo, I915_GEM_DOMAIN_SAMPLER, 0, BASE_ADDRESS_MODIFY); in gen8_emit_state_base_address()
586 OUT_RELOC(batch->bo, in gen8_emit_state_base_address()
595 OUT_RELOC(batch->bo, I915_GEM_DOMAIN_INSTRUCTION, 0, in gen8_emit_state_base_address()
741 OUT_RELOC(batch->bo, I915_GEM_DOMAIN_SAMPLER, 0, BASE_ADDRESS_MODIFY); in gen9_emit_state_base_address()
744 OUT_RELOC(batch->bo, in gen9_emit_state_base_address()
753 OUT_RELOC(batch->bo, I915_GEM_DOMAIN_INSTRUCTION, 0, in gen9_emit_state_base_address()
Drendercopy_gen4.c213 OUT_RELOC(batch->bo, /* general */ in gen4_emit_state_base_address()
216 OUT_RELOC(batch->bo, /* surface */ in gen4_emit_state_base_address()
220 OUT_RELOC(batch->bo, /* instruction */ in gen4_emit_state_base_address()
230 OUT_RELOC(batch->bo, /* general */ in gen4_emit_state_base_address()
233 OUT_RELOC(batch->bo, /* surface */ in gen4_emit_state_base_address()
619 OUT_RELOC(batch->bo, I915_GEM_DOMAIN_VERTEX, 0, 0); in gen4_emit_vertex_buffer()
621 OUT_RELOC(batch->bo, I915_GEM_DOMAIN_VERTEX, 0, in gen4_emit_vertex_buffer()
Drendercopy_gen6.c162 OUT_RELOC(batch->bo, /* surface */ in gen6_emit_state_base_address()
165 OUT_RELOC(batch->bo, /* instruction */ in gen6_emit_state_base_address()
169 OUT_RELOC(batch->bo, /* dynamic */ in gen6_emit_state_base_address()
500 OUT_RELOC(batch->bo, I915_GEM_DOMAIN_VERTEX, 0, 0); in gen6_emit_vertex_buffer()
501 OUT_RELOC(batch->bo, I915_GEM_DOMAIN_VERTEX, 0, batch->bo->size-1); in gen6_emit_vertex_buffer()
/external/igt-gpu-tools/tools/null_state_gen/
Dintel_renderstate_gen9.c297 OUT_RELOC(batch, 0, 0, offset | BASE_ADDRESS_MODIFY); in gen9_emit_state_base_address()
306 OUT_RELOC(batch, 0, 0, offset | BASE_ADDRESS_MODIFY); in gen9_emit_state_base_address()
312 OUT_RELOC(batch, 0, 0, offset | BASE_ADDRESS_MODIFY); in gen9_emit_state_base_address()
322 OUT_RELOC(batch, 0, 0, offset | BASE_ADDRESS_MODIFY); in gen9_emit_state_base_address()
Dintel_renderstate_gen8.c158 OUT_RELOC(batch, 0, 0, offset | BASE_ADDRESS_MODIFY); in gen8_emit_state_base_address()
165 OUT_RELOC(batch, 0, 0, offset | BASE_ADDRESS_MODIFY); in gen8_emit_state_base_address()
169 OUT_RELOC(batch, 0, 0, offset | BASE_ADDRESS_MODIFY); in gen8_emit_state_base_address()
177 OUT_RELOC(batch, 0, 0, offset | BASE_ADDRESS_MODIFY); in gen8_emit_state_base_address()
/external/igt-gpu-tools/benchmarks/
Dintel_upload_blit_large.c101 OUT_RELOC(dst_bo, I915_GEM_DOMAIN_RENDER, I915_GEM_DOMAIN_RENDER, 0); in do_render()
104 OUT_RELOC(src_bo, I915_GEM_DOMAIN_RENDER, 0, 0); in do_render()
Dintel_upload_blit_large_gtt.c98 OUT_RELOC(dst_bo, I915_GEM_DOMAIN_RENDER, I915_GEM_DOMAIN_RENDER, 0); in do_render()
101 OUT_RELOC(src_bo, I915_GEM_DOMAIN_RENDER, 0, 0); in do_render()
Dintel_upload_blit_large_map.c101 OUT_RELOC(dst_bo, I915_GEM_DOMAIN_RENDER, I915_GEM_DOMAIN_RENDER, 0); in do_render()
104 OUT_RELOC(src_bo, I915_GEM_DOMAIN_RENDER, 0, 0); in do_render()
Dintel_upload_blit_small.c111 OUT_RELOC(dst_bo, I915_GEM_DOMAIN_RENDER, I915_GEM_DOMAIN_RENDER, 0); in do_render()
114 OUT_RELOC(src_bo, I915_GEM_DOMAIN_RENDER, 0, 0); in do_render()

1234