Home
last modified time | relevance | path

Searched refs:Q29 (Results 1 – 13 of 13) sorted by relevance

/external/libxaac/decoder/
Dixheaacd_constants.h48 #define Q29 536870912 macro
/external/llvm/lib/Target/AArch64/
DAArch64PBQPRegAlloc.cpp94 case AArch64::Q29: in isOdd()
DAArch64RegisterInfo.td384 def Q29 : AArch64Reg<29, "q29", [D29], ["v29", ""]>, DwarfRegAlias<B29>;
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/
DAArch64PBQPRegAlloc.cpp94 case AArch64::Q29: in isOdd()
DAArch64RegisterInfo.td403 def Q29 : AArch64Reg<29, "q29", [D29], ["v29", ""]>, DwarfRegAlias<B29>;
762 def Z29 : AArch64Reg<29, "z29", [Q29, Z29_HI]>, DwarfRegNum<[125]>;
/external/llvm/lib/Target/AArch64/InstPrinter/
DAArch64InstPrinter.cpp1256 case AArch64::Q28: Reg = AArch64::Q29; break; in getNextVectorRegister()
1257 case AArch64::Q29: Reg = AArch64::Q30; break; in getNextVectorRegister()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/InstPrinter/
DAArch64InstPrinter.cpp1144 case AArch64::Q28: Reg = AArch64::Q29; break; in getNextVectorRegister()
1145 case AArch64::Q29: Reg = AArch64::Q30; break; in getNextVectorRegister()
/external/llvm/lib/Target/AArch64/Disassembler/
DAArch64Disassembler.cpp261 AArch64::Q25, AArch64::Q26, AArch64::Q27, AArch64::Q28, AArch64::Q29,
441 AArch64::Q25, AArch64::Q26, AArch64::Q27, AArch64::Q28, AArch64::Q29,
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/Disassembler/
DAArch64Disassembler.cpp302 AArch64::Q25, AArch64::Q26, AArch64::Q27, AArch64::Q28, AArch64::Q29,
626 AArch64::Q25, AArch64::Q26, AArch64::Q27, AArch64::Q28, AArch64::Q29,
/external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/AArch64/
DAArch64GenRegisterInfo.inc170 Q29 = 150,
2593 …h64::Q24, AArch64::Q25, AArch64::Q26, AArch64::Q27, AArch64::Q28, AArch64::Q29, AArch64::Q30, AArc…
3849 { AArch64::Q29, 93U },
4128 { AArch64::Q29, 93U },
19336 …h64::Q24, AArch64::Q25, AArch64::Q26, AArch64::Q27, AArch64::Q28, AArch64::Q29, AArch64::Q30, AArc…
19338 …h64::Q24, AArch64::Q25, AArch64::Q26, AArch64::Q27, AArch64::Q28, AArch64::Q29, AArch64::Q30, AArc…
19356 …h64::Q24, AArch64::Q25, AArch64::Q26, AArch64::Q27, AArch64::Q28, AArch64::Q29, AArch64::Q30, AArc…
19358 …h64::Q24, AArch64::Q25, AArch64::Q26, AArch64::Q27, AArch64::Q28, AArch64::Q29, AArch64::Q30, AArc…
19360 …h64::Q24, AArch64::Q25, AArch64::Q26, AArch64::Q27, AArch64::Q28, AArch64::Q29, AArch64::Q30, AArc…
DAArch64GenAsmMatcher.inc10862 case AArch64::Q29: OpKind = MCK_FPR128; break;
/external/llvm/lib/Target/AArch64/AsmParser/
DAArch64AsmParser.cpp1886 .Case("v29", AArch64::Q29) in matchVectorRegName()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/AsmParser/
DAArch64AsmParser.cpp2081 .Case("v29", AArch64::Q29) in MatchNeonVectorRegName()