Home
last modified time | relevance | path

Searched refs:REG_A_BASE (Results 1 – 6 of 6) sorted by relevance

/external/strace/linux/xtensa/
Duserent.h1 { REG_A_BASE, "a0" },
2 { REG_A_BASE+1, "a1" },
3 { REG_A_BASE+2, "a2" },
4 { REG_A_BASE+3, "a3" },
5 { REG_A_BASE+4, "a4" },
6 { REG_A_BASE+5, "a5" },
7 { REG_A_BASE+6, "a6" },
8 { REG_A_BASE+7, "a7" },
9 { REG_A_BASE+8, "a8" },
10 { REG_A_BASE+9, "a9" },
[all …]
Dget_syscall_args.c7 REG_A_BASE + 6, in get_syscall_args()
8 REG_A_BASE + 3, in get_syscall_args()
9 REG_A_BASE + 4, in get_syscall_args()
10 REG_A_BASE + 5, in get_syscall_args()
11 REG_A_BASE + 8, in get_syscall_args()
12 REG_A_BASE + 9 in get_syscall_args()
Dset_error.c5 return upoke(tcp, REG_A_BASE + 2, xtensa_a2); in arch_set_error()
12 return upoke(tcp, REG_A_BASE + 2, xtensa_a2); in arch_set_success()
Dget_syscall_result.c4 return upeek(tcp, REG_A_BASE + 2, &xtensa_a2) < 0 ? -1 : 0; in get_syscall_result_regs()
Darch_rt_sigframe.c32 return upeek(tcp, REG_A_BASE + 3, &addr) ? 0 : addr;
/external/u-boot/arch/xtensa/include/asm/
Dptrace.h53 #define REG_A_BASE 0xfc000000 macro