| /external/arm-trusted-firmware/plat/socionext/uniphier/ |
| D | uniphier_image_desc.c | 49 .ep_info.spsr = SPSR_64(MODE_EL3, MODE_SP_ELX,
71 .ep_info.spsr = SPSR_64(MODE_EL3, MODE_SP_ELX,
89 .ep_info.spsr = SPSR_64(MODE_EL2, MODE_SP_ELX,
|
| /external/arm-trusted-firmware/plat/intel/soc/common/ |
| D | bl2_plat_mem_params_desc.c | 48 .ep_info.spsr = SPSR_64(MODE_EL3, MODE_SP_ELX,
68 .ep_info.spsr = SPSR_64(MODE_EL3, MODE_SP_ELX,
|
| /external/arm-trusted-firmware/plat/renesas/rcar/ |
| D | bl2_plat_mem_params_desc.c | 32 .ep_info.spsr = SPSR_64(MODE_EL3,
71 .ep_info.spsr = SPSR_64(BL33_MODE, MODE_SP_ELX,
|
| /external/arm-trusted-firmware/plat/layerscape/common/aarch64/ |
| D | ls_bl2_mem_params_desc.c | 34 .ep_info.spsr = SPSR_64(MODE_EL3, MODE_SP_ELX,
55 .ep_info.spsr = SPSR_64(MODE_EL3, MODE_SP_ELX,
|
| /external/arm-trusted-firmware/plat/marvell/common/aarch64/ |
| D | marvell_bl2_mem_params_desc.c | 49 .ep_info.spsr = SPSR_64(MODE_EL3, MODE_SP_ELX,
69 .ep_info.spsr = SPSR_64(MODE_EL3, MODE_SP_ELX,
|
| D | marvell_common.c | 125 spsr = SPSR_64(mode, MODE_SP_ELX, DISABLE_ALL_EXCEPTIONS); in marvell_get_spsr_for_bl33_entry()
|
| /external/arm-trusted-firmware/plat/qemu/common/ |
| D | qemu_bl2_mem_params_desc.c | 29 .ep_info.spsr = SPSR_64(MODE_EL3, MODE_SP_ELX,
46 .ep_info.spsr = SPSR_64(MODE_EL3, MODE_SP_ELX,
|
| /external/arm-trusted-firmware/plat/ti/k3/common/ |
| D | k3_bl31_setup.c | 53 spsr = SPSR_64(mode, MODE_SP_ELX, DISABLE_ALL_EXCEPTIONS); in k3_get_spsr_for_bl33_entry()
74 bl32_image_ep_info.spsr = SPSR_64(MODE_EL1, MODE_SP_ELX, in bl31_early_platform_setup2()
|
| /external/arm-trusted-firmware/plat/hisilicon/poplar/ |
| D | bl2_plat_mem_params_desc.c | 48 .ep_info.spsr = SPSR_64(MODE_EL3, MODE_SP_ELX,
68 .ep_info.spsr = SPSR_64(MODE_EL3, MODE_SP_ELX,
|
| /external/arm-trusted-firmware/plat/hisilicon/hikey960/ |
| D | hikey960_bl2_mem_params_desc.c | 48 .ep_info.spsr = SPSR_64(MODE_EL3, MODE_SP_ELX,
68 .ep_info.spsr = SPSR_64(MODE_EL3, MODE_SP_ELX,
|
| /external/arm-trusted-firmware/plat/hisilicon/hikey/ |
| D | hikey_bl2_mem_params_desc.c | 48 .ep_info.spsr = SPSR_64(MODE_EL3, MODE_SP_ELX,
68 .ep_info.spsr = SPSR_64(MODE_EL3, MODE_SP_ELX,
|
| D | hikey_bl1_setup.c | 161 ep_info->spsr = SPSR_64(MODE_EL1, MODE_SP_ELX, in bl1_plat_set_ep_info()
|
| /external/u-boot/common/spl/ |
| D | spl_atf.c | 65 bl32_ep_info->spsr = SPSR_64(MODE_EL1, MODE_SP_ELX, in bl2_plat_get_bl31_params()
81 bl33_ep_info->spsr = SPSR_64(MODE_EL2, MODE_SP_ELX, in bl2_plat_get_bl31_params()
|
| /external/arm-trusted-firmware/plat/arm/common/aarch64/ |
| D | arm_bl2_mem_params_desc.c | 48 .ep_info.spsr = SPSR_64(MODE_EL3, MODE_SP_ELX,
68 .ep_info.spsr = SPSR_64(MODE_EL3, MODE_SP_ELX,
|
| /external/arm-trusted-firmware/plat/xilinx/common/ |
| D | plat_startup.c | 232 bl32->spsr = SPSR_64(MODE_EL1, MODE_SP_ELX, in fsbl_atf_handover()
252 bl33->spsr = SPSR_64(target_el, MODE_SP_ELX, in fsbl_atf_handover()
|
| /external/arm-trusted-firmware/plat/arm/board/juno/ |
| D | juno_bl2_setup.c | 27 bl_mem_params->ep_info.spsr = SPSR_64(MODE_EL3, MODE_SP_ELX, in arm_bl2_plat_handle_post_image_load()
|
| /external/arm-trusted-firmware/plat/intel/soc/common/aarch64/ |
| D | platform_common.c | 57 spsr = SPSR_64(mode, MODE_SP_ELX, DISABLE_ALL_EXCEPTIONS); in socfpga_get_spsr_for_bl33_entry()
|
| /external/arm-trusted-firmware/plat/nvidia/tegra/soc/t132/ |
| D | plat_sip_calls.c | 31 #define SPSR64 SPSR_64(MODE_EL2, MODE_SP_ELX, DISABLE_ALL_EXCEPTIONS)
|
| /external/arm-trusted-firmware/bl1/aarch64/ |
| D | bl1_context_mgmt.c | 80 next_bl_ep->spsr = SPSR_64(mode, MODE_SP_ELX, in bl1_prepare_next_image()
|
| /external/arm-trusted-firmware/services/spd/tspd/ |
| D | tspd_common.c | 57 tsp_entry_point->spsr = SPSR_64(MODE_EL1, in tspd_init_tsp_ep_state()
|
| /external/arm-trusted-firmware/services/spd/opteed/ |
| D | opteed_common.c | 48 optee_entry_point->spsr = SPSR_64(MODE_EL1, MODE_SP_ELX, in opteed_init_optee_ep_state()
|
| /external/arm-trusted-firmware/plat/layerscape/common/ |
| D | ls_common.c | 160 spsr = SPSR_64(mode, MODE_SP_ELX, DISABLE_ALL_EXCEPTIONS); in ls_get_spsr_for_bl33_entry()
|
| /external/arm-trusted-firmware/plat/xilinx/versal/ |
| D | bl31_versal_setup.c | 51 bl33_image_ep_info.spsr = SPSR_64(MODE_EL2, MODE_SP_ELX, in bl31_set_default_config()
|
| /external/arm-trusted-firmware/plat/arm/common/ |
| D | arm_common.c | 76 spsr = SPSR_64(mode, MODE_SP_ELX, DISABLE_ALL_EXCEPTIONS); in arm_get_spsr_for_bl33_entry()
|
| /external/arm-trusted-firmware/services/spd/tlkd/ |
| D | tlkd_common.c | 98 spsr = SPSR_64(MODE_EL1, MODE_SP_ELX, DISABLE_ALL_EXCEPTIONS); in tlkd_init_tlk_ep_state()
|