Home
last modified time | relevance | path

Searched refs:SSCG_PLL_REF_DIVR2_VAL (Results 1 – 2 of 2) sorted by relevance

/external/u-boot/arch/arm/mach-imx/imx8m/
Dclock_imx8mq.c600 val |= SSCG_PLL_REF_DIVR2_VAL(29); in dram_pll_init()
612 val |= SSCG_PLL_REF_DIVR2_VAL(29); in dram_pll_init()
624 val |= SSCG_PLL_REF_DIVR2_VAL(29); in dram_pll_init()
636 val |= SSCG_PLL_REF_DIVR2_VAL(30); in dram_pll_init()
/external/u-boot/arch/arm/include/asm/arch-imx8m/
Dclock_imx8mq.h371 #define SSCG_PLL_REF_DIVR2_VAL(n) (((n) << 19) & SSCG_PLL_REF_DIVR2_MASK) macro