Home
last modified time | relevance | path

Searched refs:ScheduleDAGInstrs (Results 1 – 25 of 40) sorted by relevance

12

/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/
DScheduleDAGInstrs.cpp100 static void dumpSUList(ScheduleDAGInstrs::SUList &L) { in dumpSUList()
112 ScheduleDAGInstrs::ScheduleDAGInstrs(MachineFunction &mf, in ScheduleDAGInstrs() function in ScheduleDAGInstrs
178 void ScheduleDAGInstrs::startBlock(MachineBasicBlock *bb) { in startBlock()
182 void ScheduleDAGInstrs::finishBlock() { in finishBlock()
187 void ScheduleDAGInstrs::enterRegion(MachineBasicBlock *bb, in enterRegion()
197 void ScheduleDAGInstrs::exitRegion() { in exitRegion()
201 void ScheduleDAGInstrs::addSchedBarrierDeps() { in addSchedBarrierDeps()
230 void ScheduleDAGInstrs::addPhysRegDataDeps(SUnit *SU, unsigned OperIdx) { in addPhysRegDataDeps()
273 void ScheduleDAGInstrs::addPhysRegDeps(SUnit *SU, unsigned OperIdx) { in addPhysRegDeps()
350 LaneBitmask ScheduleDAGInstrs::getLaneMaskForMO(const MachineOperand &MO) const in getLaneMaskForMO()
[all …]
DPostRASchedulerList.cpp114 class SchedulePostRATDList : public ScheduleDAGInstrs {
211 : ScheduleDAGInstrs(MF, &MLI), AA(AA), EndIndex(0) { in SchedulePostRATDList()
240 ScheduleDAGInstrs::enterRegion(bb, begin, end, regioninstrs); in enterRegion()
251 ScheduleDAGInstrs::exitRegion(); in exitRegion()
381 ScheduleDAGInstrs::startBlock(BB); in startBlock()
443 ScheduleDAGInstrs::finishBlock(); in finishBlock()
DMachineScheduler.cpp156 void scheduleRegions(ScheduleDAGInstrs &Scheduler, bool FixKillFlags);
171 ScheduleDAGInstrs *createMachineScheduler();
186 ScheduleDAGInstrs *createPostMachineScheduler();
244 static ScheduleDAGInstrs *useDefaultMachineSched(MachineSchedContext *C) { in useDefaultMachineSched()
310 ScheduleDAGInstrs *MachineScheduler::createMachineScheduler() { in createMachineScheduler()
317 ScheduleDAGInstrs *Scheduler = PassConfig->createMachineScheduler(this); in createMachineScheduler()
328 ScheduleDAGInstrs *PostMachineScheduler::createPostMachineScheduler() { in createPostMachineScheduler()
330 ScheduleDAGInstrs *Scheduler = PassConfig->createPostMachineScheduler(this); in createPostMachineScheduler()
383 std::unique_ptr<ScheduleDAGInstrs> Scheduler(createMachineScheduler()); in runOnMachineFunction()
415 std::unique_ptr<ScheduleDAGInstrs> Scheduler(createPostMachineScheduler()); in runOnMachineFunction()
[all …]
DMacroFusion.cpp127 void apply(ScheduleDAGInstrs *DAGInstrs) override;
132 void MacroFusion::apply(ScheduleDAGInstrs *DAGInstrs) { in apply()
DDFAPacketizer.cpp167 class DefaultVLIWScheduler : public ScheduleDAGInstrs {
194 : ScheduleDAGInstrs(MF, &MLI), AA(AA) { in DefaultVLIWScheduler()
/external/llvm/lib/CodeGen/
DScheduleDAGInstrs.cpp77 static void dumpSUList(ScheduleDAGInstrs::SUList &L) { in dumpSUList()
89 ScheduleDAGInstrs::ScheduleDAGInstrs(MachineFunction &mf, in ScheduleDAGInstrs() function in ScheduleDAGInstrs
212 void ScheduleDAGInstrs::startBlock(MachineBasicBlock *bb) { in startBlock()
216 void ScheduleDAGInstrs::finishBlock() { in finishBlock()
225 void ScheduleDAGInstrs::enterRegion(MachineBasicBlock *bb, in enterRegion()
237 void ScheduleDAGInstrs::exitRegion() { in exitRegion()
249 void ScheduleDAGInstrs::addSchedBarrierDeps() { in addSchedBarrierDeps()
283 void ScheduleDAGInstrs::addPhysRegDataDeps(SUnit *SU, unsigned OperIdx) { in addPhysRegDataDeps()
326 void ScheduleDAGInstrs::addPhysRegDeps(SUnit *SU, unsigned OperIdx) { in addPhysRegDeps()
401 LaneBitmask ScheduleDAGInstrs::getLaneMaskForMO(const MachineOperand &MO) const in getLaneMaskForMO()
[all …]
DPostRASchedulerList.cpp114 class SchedulePostRATDList : public ScheduleDAGInstrs {
211 : ScheduleDAGInstrs(MF, &MLI), AA(AA), EndIndex(0) { in SchedulePostRATDList()
240 ScheduleDAGInstrs::enterRegion(bb, begin, end, regioninstrs); in enterRegion()
251 ScheduleDAGInstrs::exitRegion(); in exitRegion()
381 ScheduleDAGInstrs::startBlock(BB); in startBlock()
444 ScheduleDAGInstrs::finishBlock(); in finishBlock()
DMachineScheduler.cpp120 void scheduleRegions(ScheduleDAGInstrs &Scheduler, bool FixKillFlags);
135 ScheduleDAGInstrs *createMachineScheduler();
150 ScheduleDAGInstrs *createPostMachineScheduler();
208 static ScheduleDAGInstrs *useDefaultMachineSched(MachineSchedContext *C) { in useDefaultMachineSched()
235 static ScheduleDAGInstrs *createGenericSchedLive(MachineSchedContext *C);
236 static ScheduleDAGInstrs *createGenericSchedPostRA(MachineSchedContext *C);
283 ScheduleDAGInstrs *MachineScheduler::createMachineScheduler() { in createMachineScheduler()
290 ScheduleDAGInstrs *Scheduler = PassConfig->createMachineScheduler(this); in createMachineScheduler()
301 ScheduleDAGInstrs *PostMachineScheduler::createPostMachineScheduler() { in createPostMachineScheduler()
303 ScheduleDAGInstrs *Scheduler = PassConfig->createPostMachineScheduler(this); in createPostMachineScheduler()
[all …]
DDFAPacketizer.cpp159 class DefaultVLIWScheduler : public ScheduleDAGInstrs {
183 : ScheduleDAGInstrs(MF, &MLI), AA(AA) { in DefaultVLIWScheduler()
/external/llvm/include/llvm/CodeGen/
DScheduleDAGInstrs.h100 class ScheduleDAGInstrs : public ScheduleDAG {
236 explicit ScheduleDAGInstrs(MachineFunction &mf,
240 ~ScheduleDAGInstrs() override {} in ~ScheduleDAGInstrs()
341 inline SUnit *ScheduleDAGInstrs::newSUnit(MachineInstr *MI) { in newSUnit()
353 inline SUnit *ScheduleDAGInstrs::getSUnit(MachineInstr *MI) const { in getSUnit()
DScheduleDAGMutation.h19 class ScheduleDAGInstrs; variable
27 virtual void apply(ScheduleDAGInstrs *DAG) = 0;
DTargetPassConfig.h24 class ScheduleDAGInstrs; variable
242 virtual ScheduleDAGInstrs *
249 virtual ScheduleDAGInstrs *
DMachineScheduler.h94 class ScheduleDAGInstrs; variable
118 typedef ScheduleDAGInstrs *(*ScheduleDAGCtor)(MachineSchedContext *);
226 class ScheduleDAGMI : public ScheduleDAGInstrs {
257 : ScheduleDAGInstrs(*C->MF, C->MLI, RemoveKillFlags), AA(C->AA), in ScheduleDAGMI()
DScheduleDFS.h25 class ScheduleDAGInstrs; variable
/external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/CodeGen/
DScheduleDAGMutation.h20 class ScheduleDAGInstrs; variable
29 virtual void apply(ScheduleDAGInstrs *DAG) = 0;
DScheduleDAGInstrs.h119 class ScheduleDAGInstrs : public ScheduleDAG {
250 explicit ScheduleDAGInstrs(MachineFunction &mf,
254 ~ScheduleDAGInstrs() override = default;
364 inline SUnit *ScheduleDAGInstrs::newSUnit(MachineInstr *MI) { in newSUnit()
375 inline SUnit *ScheduleDAGInstrs::getSUnit(MachineInstr *MI) const { in getSUnit()
DTargetPassConfig.h27 class ScheduleDAGInstrs; variable
283 virtual ScheduleDAGInstrs *
290 virtual ScheduleDAGInstrs *
DMachineScheduler.h137 using ScheduleDAGCtor = ScheduleDAGInstrs *(*)(MachineSchedContext *);
260 class ScheduleDAGMI : public ScheduleDAGInstrs {
292 : ScheduleDAGInstrs(*C->MF, C->MLI, RemoveKillFlags), AA(C->AA), in ScheduleDAGMI()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/
DAMDGPUTargetMachine.cpp194 static ScheduleDAGInstrs *createR600MachineScheduler(MachineSchedContext *C) { in createR600MachineScheduler()
198 static ScheduleDAGInstrs *createSIMachineScheduler(MachineSchedContext *C) { in createSIMachineScheduler()
202 static ScheduleDAGInstrs *
212 static ScheduleDAGInstrs *
221 static ScheduleDAGInstrs *createMinRegScheduler(MachineSchedContext *C) { in createMinRegScheduler()
226 static ScheduleDAGInstrs *
515 ScheduleDAGInstrs *
537 ScheduleDAGInstrs *createMachineScheduler( in createMachineScheduler()
563 ScheduleDAGInstrs *
751 ScheduleDAGInstrs *GCNPassConfig::createMachineScheduler( in createMachineScheduler()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Hexagon/
DHexagonSubtarget.h69 void apply(ScheduleDAGInstrs *DAG) override;
72 void apply(ScheduleDAGInstrs *DAG) override;
75 void apply(ScheduleDAGInstrs *DAG) override;
81 void apply(ScheduleDAGInstrs *DAG) override;
DHexagonSubtarget.cpp129 void HexagonSubtarget::UsrOverflowMutation::apply(ScheduleDAGInstrs *DAG) { in apply()
142 void HexagonSubtarget::HVXMemLatencyMutation::apply(ScheduleDAGInstrs *DAG) { in apply()
193 void HexagonSubtarget::CallMutation::apply(ScheduleDAGInstrs *DAGInstrs) { in apply()
264 void HexagonSubtarget::BankConflictMutation::apply(ScheduleDAGInstrs *DAG) { in apply()
/external/llvm/lib/Target/AMDGPU/
DAMDGPU.h26 class ScheduleDAGInstrs; variable
55 ScheduleDAGInstrs *createSIMachineScheduler(MachineSchedContext *C);
DAMDGPUTargetMachine.cpp98 static ScheduleDAGInstrs *createR600MachineScheduler(MachineSchedContext *C) { in createR600MachineScheduler()
289 ScheduleDAGInstrs *createMachineScheduler( in createMachineScheduler()
309 ScheduleDAGInstrs *
465 ScheduleDAGInstrs *GCNPassConfig::createMachineScheduler( in createMachineScheduler()
/external/llvm/lib/Target/Hexagon/
DHexagonTargetMachine.cpp95 static ScheduleDAGInstrs *createVLIWMachineSched(MachineSchedContext *C) { in createVLIWMachineSched()
203 ScheduleDAGInstrs *
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AMDGPU/
Dmisched-killflags.mir2 # Make sure ScheduleDAGInstrs::fixupKills does not produce invalid kill flags.

12