Searched refs:SrcHi (Results 1 – 11 of 11) sorted by relevance
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AVR/ |
D | AVRInstrInfo.cpp | 56 unsigned DestLo, DestHi, SrcLo, SrcHi; in copyPhysReg() local 59 TRI.splitReg(SrcReg, SrcLo, SrcHi); in copyPhysReg() 65 .addReg(SrcHi, getKillRegState(KillSrc)); in copyPhysReg()
|
/external/llvm/lib/Target/Mips/ |
D | MipsSEInstrInfo.cpp | 566 const MachineOperand &SrcLo = I->getOperand(1), &SrcHi = I->getOperand(2); in expandPseudoMTLoHi() local 581 HiInst.addReg(SrcHi.getReg(), getKillRegState(SrcHi.isKill())); in expandPseudoMTLoHi()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Mips/ |
D | MipsSEInstrInfo.cpp | 724 const MachineOperand &SrcLo = I->getOperand(1), &SrcHi = I->getOperand(2); in expandPseudoMTLoHi() local 739 HiInst.addReg(SrcHi.getReg(), getKillRegState(SrcHi.isKill())); in expandPseudoMTLoHi()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Hexagon/ |
D | HexagonFrameLowering.cpp | 1720 unsigned SrcHi = HRI.getSubReg(SrcR, Hexagon::vsub_hi); in expandStoreVec2() local 1741 if (LPR.contains(SrcHi)) { in expandStoreVec2() 1747 .addReg(SrcHi, getKillRegState(IsKill)) in expandStoreVec2()
|
D | HexagonInstrInfo.cpp | 1293 unsigned SrcHi = HRI.getSubReg(Op2.getReg(), Hexagon::vsub_hi); in expandPostRAPseudo() local 1298 .addReg(SrcHi) in expandPostRAPseudo() 1306 unsigned SrcHi = HRI.getSubReg(Op3.getReg(), Hexagon::vsub_hi); in expandPostRAPseudo() local 1310 .addReg(SrcHi) in expandPostRAPseudo()
|
/external/llvm/lib/Target/Hexagon/ |
D | HexagonInstrInfo.cpp | 1279 unsigned SrcHi = HRI.getSubReg(Op2.getReg(), Hexagon::subreg_hireg); in expandPostRAPseudo() local 1283 .addReg(SrcHi) in expandPostRAPseudo() 1286 SrcHi = HRI.getSubReg(Op3.getReg(), Hexagon::subreg_hireg); in expandPostRAPseudo() 1290 .addReg(SrcHi) in expandPostRAPseudo()
|
D | HexagonFrameLowering.cpp | 1551 unsigned SrcHi = HRI.getSubReg(SrcR, Hexagon::subreg_hireg); in expandStoreVec2() local 1586 .addReg(SrcHi, getKillRegState(IsKill)) in expandStoreVec2()
|
/external/swiftshader/third_party/subzero/src/ |
D | IceTargetLoweringX86BaseImpl.h | 6783 Operand *SrcHi = hiOperand(Src); 6789 _mov(T_Hi, SrcHi); 7301 Operand *SrcHi = legalize(hiOperand(Src), Legal_Reg | Legal_Imm); 7310 _adc_rmw(AddrHi, SrcHi); 7314 _sbb_rmw(AddrHi, SrcHi); 7318 _and_rmw(AddrHi, SrcHi); 7322 _or_rmw(AddrHi, SrcHi); 7326 _xor_rmw(AddrHi, SrcHi);
|
D | IceInstARM32.cpp | 1932 auto *SrcHi = llvm::cast<Variable>(getSrc(1)); in emitSingleDestMultiSource() local 1934 assert(SrcHi->hasReg()); in emitSingleDestMultiSource() 1945 SrcHi->emit(Func); in emitSingleDestMultiSource()
|
D | IceTargetLoweringARM32.h | 321 void div0Check(Type Ty, Operand *SrcLo, Operand *SrcHi);
|
D | IceTargetLoweringARM32.cpp | 2289 void TargetARM32::div0Check(Type Ty, Operand *SrcLo, Operand *SrcHi) { in div0Check() argument 2290 if (isGuaranteedNonzeroInt(SrcLo) || isGuaranteedNonzeroInt(SrcHi)) in div0Check() 2310 _orrs(T, SrcLoReg, legalize(SrcHi, Legal_Reg | Legal_Flex)); in div0Check()
|