Home
last modified time | relevance | path

Searched refs:SuccSU (Results 1 – 21 of 21) sorted by relevance

/external/llvm/lib/CodeGen/SelectionDAG/
DScheduleDAGVLIW.cpp117 SUnit *SuccSU = D.getSUnit(); in releaseSucc() local
120 if (SuccSU->NumPredsLeft == 0) { in releaseSucc()
122 SuccSU->dump(this); in releaseSucc()
129 --SuccSU->NumPredsLeft; in releaseSucc()
131 SuccSU->setDepthToAtLeast(SU->getDepth() + D.getLatency()); in releaseSucc()
135 if (SuccSU->NumPredsLeft == 0 && SuccSU != &ExitSU) { in releaseSucc()
136 PendingQueue.push_back(SuccSU); in releaseSucc()
DScheduleDAGRRList.cpp1114 SUnit *SuccSU = Succ.getSUnit(); in CopyAndMoveSuccessors() local
1115 if (SuccSU->isScheduled) { in CopyAndMoveSuccessors()
1118 AddPred(SuccSU, D); in CopyAndMoveSuccessors()
1120 DelDeps.push_back(std::make_pair(SuccSU, D)); in CopyAndMoveSuccessors()
1153 SUnit *SuccSU = Succ.getSUnit(); in InsertCopiesAndMoveSuccs() local
1154 if (SuccSU->isScheduled) { in InsertCopiesAndMoveSuccs()
1157 AddPred(SuccSU, D); in InsertCopiesAndMoveSuccs()
1158 DelDeps.push_back(std::make_pair(SuccSU, Succ)); in InsertCopiesAndMoveSuccs()
1164 AddPred(SuccSU, SDep(CopyFromSU, SDep::Artificial)); in InsertCopiesAndMoveSuccs()
2240 const SUnit *SuccSU = Succ.getSUnit(); in hasOnlyLiveOutUses() local
[all …]
DScheduleDAGFast.cpp369 SUnit *SuccSU = I->getSUnit(); in CopyAndMoveSuccessors() local
370 if (SuccSU->isScheduled) { in CopyAndMoveSuccessors()
373 AddPred(SuccSU, D); in CopyAndMoveSuccessors()
375 DelDeps.push_back(std::make_pair(SuccSU, D)); in CopyAndMoveSuccessors()
406 SUnit *SuccSU = I->getSUnit(); in InsertCopiesAndMoveSuccs() local
407 if (SuccSU->isScheduled) { in InsertCopiesAndMoveSuccs()
410 AddPred(SuccSU, D); in InsertCopiesAndMoveSuccs()
411 DelDeps.push_back(std::make_pair(SuccSU, *I)); in InsertCopiesAndMoveSuccs()
DResourcePriorityQueue.cpp115 SUnit *SuccSU = I->getSUnit(); in numberRCValSuccInSU() local
116 const SDNode *ScegN = SuccSU->getNode(); in numberRCValSuccInSU()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/SelectionDAG/
DScheduleDAGVLIW.cpp116 SUnit *SuccSU = D.getSUnit(); in releaseSucc() local
119 if (SuccSU->NumPredsLeft == 0) { in releaseSucc()
121 SuccSU->dump(this); in releaseSucc()
128 --SuccSU->NumPredsLeft; in releaseSucc()
130 SuccSU->setDepthToAtLeast(SU->getDepth() + D.getLatency()); in releaseSucc()
134 if (SuccSU->NumPredsLeft == 0 && SuccSU != &ExitSU) { in releaseSucc()
135 PendingQueue.push_back(SuccSU); in releaseSucc()
DScheduleDAGRRList.cpp1190 SUnit *SuccSU = Succ.getSUnit(); in CopyAndMoveSuccessors() local
1191 if (SuccSU->isScheduled) { in CopyAndMoveSuccessors()
1194 AddPred(SuccSU, D); in CopyAndMoveSuccessors()
1196 DelDeps.push_back(std::make_pair(SuccSU, D)); in CopyAndMoveSuccessors()
1229 SUnit *SuccSU = Succ.getSUnit(); in InsertCopiesAndMoveSuccs() local
1230 if (SuccSU->isScheduled) { in InsertCopiesAndMoveSuccs()
1233 AddPred(SuccSU, D); in InsertCopiesAndMoveSuccs()
1234 DelDeps.push_back(std::make_pair(SuccSU, Succ)); in InsertCopiesAndMoveSuccs()
1240 AddPred(SuccSU, SDep(CopyFromSU, SDep::Artificial)); in InsertCopiesAndMoveSuccs()
2365 const SUnit *SuccSU = Succ.getSUnit(); in hasOnlyLiveOutUses() local
[all …]
DScheduleDAGFast.cpp364 SUnit *SuccSU = Succ.getSUnit(); in CopyAndMoveSuccessors() local
365 if (SuccSU->isScheduled) { in CopyAndMoveSuccessors()
368 AddPred(SuccSU, D); in CopyAndMoveSuccessors()
370 DelDeps.push_back(std::make_pair(SuccSU, D)); in CopyAndMoveSuccessors()
400 SUnit *SuccSU = Succ.getSUnit(); in InsertCopiesAndMoveSuccs() local
401 if (SuccSU->isScheduled) { in InsertCopiesAndMoveSuccs()
404 AddPred(SuccSU, D); in InsertCopiesAndMoveSuccs()
405 DelDeps.push_back(std::make_pair(SuccSU, Succ)); in InsertCopiesAndMoveSuccs()
DResourcePriorityQueue.cpp111 SUnit *SuccSU = Succ.getSUnit(); in numberRCValSuccInSU() local
112 const SDNode *ScegN = SuccSU->getNode(); in numberRCValSuccInSU()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/
DGCNMinRegStrategy.cpp223 auto SuccSU = S.getSUnit(); in releaseSuccessors() local
226 assert(SuccSU->isBoundaryNode() || getNumPreds(SuccSU) > 0); in releaseSuccessors()
227 if (!SuccSU->isBoundaryNode() && decNumPreds(SuccSU) == 0) in releaseSuccessors()
228 RQ.push_front(*new (Alloc.Allocate()) Candidate(SuccSU, Priority)); in releaseSuccessors()
DSIMachineScheduler.cpp455 SUnit *SuccSU = SuccEdge->getSUnit(); in undoReleaseSucc() local
458 ++SuccSU->WeakPredsLeft; in undoReleaseSucc()
461 ++SuccSU->NumPredsLeft; in undoReleaseSucc()
465 SUnit *SuccSU = SuccEdge->getSUnit(); in releaseSucc() local
468 --SuccSU->WeakPredsLeft; in releaseSucc()
472 if (SuccSU->NumPredsLeft == 0) { in releaseSucc()
474 SuccSU->dump(DAG); in releaseSucc()
480 --SuccSU->NumPredsLeft; in releaseSucc()
486 SUnit *SuccSU = Succ.getSUnit(); in releaseSuccessors() local
488 if (SuccSU->NodeNum >= DAG->SUnits.size()) in releaseSuccessors()
[all …]
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/
DPostRASchedulerList.cpp459 SUnit *SuccSU = SuccEdge->getSUnit(); in ReleaseSucc() local
462 --SuccSU->WeakPredsLeft; in ReleaseSucc()
466 if (SuccSU->NumPredsLeft == 0) { in ReleaseSucc()
468 SuccSU->dump(this); in ReleaseSucc()
473 --SuccSU->NumPredsLeft; in ReleaseSucc()
488 if (SuccSU->NumPredsLeft == 0 && SuccSU != &ExitSU) in ReleaseSucc()
489 PendingQueue.push_back(SuccSU); in ReleaseSucc()
DScheduleDAG.cpp224 SUnit *SuccSU = SuccDep.getSUnit(); in setDepthDirty() local
225 if (SuccSU->isDepthCurrent) in setDepthDirty()
226 WorkList.push_back(SuccSU); in setDepthDirty()
303 SUnit *SuccSU = SuccDep.getSUnit(); in ComputeHeight() local
304 if (SuccSU->isHeightCurrent) in ComputeHeight()
306 SuccSU->Height + SuccDep.getLatency()); in ComputeHeight()
309 WorkList.push_back(SuccSU); in ComputeHeight()
DMachineScheduler.cpp603 bool ScheduleDAGMI::canAddEdge(SUnit *SuccSU, SUnit *PredSU) { in canAddEdge() argument
604 return SuccSU == &ExitSU || !Topo.IsReachable(PredSU, SuccSU); in canAddEdge()
607 bool ScheduleDAGMI::addEdge(SUnit *SuccSU, const SDep &PredDep) { in addEdge() argument
608 if (SuccSU != &ExitSU) { in addEdge()
611 if (Topo.IsReachable(PredDep.getSUnit(), SuccSU)) in addEdge()
613 Topo.AddPred(SuccSU, PredDep.getSUnit()); in addEdge()
615 SuccSU->addPred(PredDep, /*Required=*/!PredDep.isArtificial()); in addEdge()
625 SUnit *SuccSU = SuccEdge->getSUnit(); in releaseSucc() local
628 --SuccSU->WeakPredsLeft; in releaseSucc()
630 NextClusterSucc = SuccSU; in releaseSucc()
[all …]
DMachinePipeliner.cpp1023 SUnit *SuccSU = SI.getSUnit(); in isSuccOrder() local
1025 if (Visited.count(SuccSU)) in isSuccOrder()
1027 if (SuccSU == SUb) in isSuccOrder()
1029 Worklist.push_back(SuccSU); in isSuccOrder()
1030 Visited.insert(SuccSU); in isSuccOrder()
3681 SUnit *SuccSU = Cur.getSUnit(); in latestCycleInChain() local
3682 if (Visited.count(SuccSU)) in latestCycleInChain()
3684 std::map<SUnit *, int>::const_iterator it = InstrToCycle.find(SuccSU); in latestCycleInChain()
3688 for (const auto &SI : SuccSU->Succs) in latestCycleInChain()
3691 Visited.insert(SuccSU); in latestCycleInChain()
[all …]
/external/llvm/lib/CodeGen/
DPostRASchedulerList.cpp460 SUnit *SuccSU = SuccEdge->getSUnit(); in ReleaseSucc() local
463 --SuccSU->WeakPredsLeft; in ReleaseSucc()
467 if (SuccSU->NumPredsLeft == 0) { in ReleaseSucc()
469 SuccSU->dump(this); in ReleaseSucc()
474 --SuccSU->NumPredsLeft; in ReleaseSucc()
489 if (SuccSU->NumPredsLeft == 0 && SuccSU != &ExitSU) in ReleaseSucc()
490 PendingQueue.push_back(SuccSU); in ReleaseSucc()
DScheduleDAG.cpp187 SUnit *SuccSU = I->getSUnit(); in setDepthDirty() local
188 if (SuccSU->isDepthCurrent) in setDepthDirty()
189 WorkList.push_back(SuccSU); in setDepthDirty()
277 SUnit *SuccSU = I->getSUnit(); in ComputeHeight() local
278 if (SuccSU->isHeightCurrent) in ComputeHeight()
280 SuccSU->Height + I->getLatency()); in ComputeHeight()
283 WorkList.push_back(SuccSU); in ComputeHeight()
DMachineScheduler.cpp533 bool ScheduleDAGMI::canAddEdge(SUnit *SuccSU, SUnit *PredSU) { in canAddEdge() argument
534 return SuccSU == &ExitSU || !Topo.IsReachable(PredSU, SuccSU); in canAddEdge()
537 bool ScheduleDAGMI::addEdge(SUnit *SuccSU, const SDep &PredDep) { in addEdge() argument
538 if (SuccSU != &ExitSU) { in addEdge()
541 if (Topo.IsReachable(PredDep.getSUnit(), SuccSU)) in addEdge()
543 Topo.AddPred(SuccSU, PredDep.getSUnit()); in addEdge()
545 SuccSU->addPred(PredDep, /*Required=*/!PredDep.isArtificial()); in addEdge()
555 SUnit *SuccSU = SuccEdge->getSUnit(); in releaseSucc() local
558 --SuccSU->WeakPredsLeft; in releaseSucc()
560 NextClusterSucc = SuccSU; in releaseSucc()
[all …]
DMachinePipeliner.cpp956 SUnit *SuccSU = SI.getSUnit(); in isSuccOrder() local
958 if (Visited.count(SuccSU)) in isSuccOrder()
960 if (SuccSU == SUb) in isSuccOrder()
962 Worklist.push_back(SuccSU); in isSuccOrder()
963 Visited.insert(SuccSU); in isSuccOrder()
3536 SUnit *SuccSU = Cur.getSUnit(); in latestCycleInChain() local
3537 if (Visited.count(SuccSU)) in latestCycleInChain()
3539 std::map<SUnit *, int>::const_iterator it = InstrToCycle.find(SuccSU); in latestCycleInChain()
3543 for (const auto &SI : SuccSU->Succs) in latestCycleInChain()
3544 if (SwingSchedulerDAG::isOrder(SuccSU, SI)) in latestCycleInChain()
[all …]
/external/llvm/lib/Target/AMDGPU/
DSIMachineScheduler.cpp434 SUnit *SuccSU = SuccEdge->getSUnit(); in undoReleaseSucc() local
437 ++SuccSU->WeakPredsLeft; in undoReleaseSucc()
440 ++SuccSU->NumPredsLeft; in undoReleaseSucc()
444 SUnit *SuccSU = SuccEdge->getSUnit(); in releaseSucc() local
447 --SuccSU->WeakPredsLeft; in releaseSucc()
451 if (SuccSU->NumPredsLeft == 0) { in releaseSucc()
453 SuccSU->dump(DAG); in releaseSucc()
459 --SuccSU->NumPredsLeft; in releaseSucc()
465 SUnit *SuccSU = Succ.getSUnit(); in releaseSuccessors() local
467 if (BC->isSUInBlock(SuccSU, ID) != InOrOutBlock) in releaseSuccessors()
[all …]
/external/llvm/include/llvm/CodeGen/
DMachineScheduler.h286 bool canAddEdge(SUnit *SuccSU, SUnit *PredSU);
293 bool addEdge(SUnit *SuccSU, const SDep &PredDep);
/external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/CodeGen/
DMachineScheduler.h323 bool canAddEdge(SUnit *SuccSU, SUnit *PredSU);
330 bool addEdge(SUnit *SuccSU, const SDep &PredDep);