Searched refs:TrySU (Results 1 – 4 of 4) sorted by relevance
/external/llvm/lib/CodeGen/SelectionDAG/ |
D | ScheduleDAGFast.cpp | 575 SUnit *TrySU = NotReady[0]; in ListScheduleBottomUp() local 576 SmallVectorImpl<unsigned> &LRegs = LRegsMap[TrySU]; in ListScheduleBottomUp() 603 DEBUG(dbgs() << "Adding an edge from SU # " << TrySU->NodeNum in ListScheduleBottomUp() 605 AddPred(TrySU, SDep(Copies.front(), SDep::Artificial)); in ListScheduleBottomUp() 610 << " to SU #" << TrySU->NodeNum << "\n"); in ListScheduleBottomUp() 612 AddPred(NewDef, SDep(TrySU, SDep::Artificial)); in ListScheduleBottomUp() 613 TrySU->isAvailable = false; in ListScheduleBottomUp()
|
D | ScheduleDAGRRList.cpp | 1393 for (SUnit *TrySU : Interferences) { in PickNodeToScheduleBottomUp() 1394 SmallVectorImpl<unsigned> &LRegs = LRegsMap[TrySU]; in PickNodeToScheduleBottomUp() 1406 if (!WillCreateCycle(TrySU, BtSU)) { in PickNodeToScheduleBottomUp() 1408 BacktrackBottomUp(TrySU, BtSU); in PickNodeToScheduleBottomUp() 1418 << TrySU->NodeNum << ")\n"); in PickNodeToScheduleBottomUp() 1419 AddPred(TrySU, SDep(BtSU, SDep::Artificial)); in PickNodeToScheduleBottomUp() 1423 if (!TrySU->isAvailable || !TrySU->NodeQueueId) in PickNodeToScheduleBottomUp() 1427 AvailableQueue->remove(TrySU); in PickNodeToScheduleBottomUp() 1428 CurSU = TrySU; in PickNodeToScheduleBottomUp() 1441 SUnit *TrySU = Interferences[0]; in PickNodeToScheduleBottomUp() local [all …]
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/SelectionDAG/ |
D | ScheduleDAGFast.cpp | 568 SUnit *TrySU = NotReady[0]; in ListScheduleBottomUp() local 569 SmallVectorImpl<unsigned> &LRegs = LRegsMap[TrySU]; in ListScheduleBottomUp() 596 LLVM_DEBUG(dbgs() << "Adding an edge from SU # " << TrySU->NodeNum in ListScheduleBottomUp() 598 AddPred(TrySU, SDep(Copies.front(), SDep::Artificial)); in ListScheduleBottomUp() 603 << " to SU #" << TrySU->NodeNum << "\n"); in ListScheduleBottomUp() 605 AddPred(NewDef, SDep(TrySU, SDep::Artificial)); in ListScheduleBottomUp() 606 TrySU->isAvailable = false; in ListScheduleBottomUp()
|
D | ScheduleDAGRRList.cpp | 1483 for (SUnit *TrySU : Interferences) { in PickNodeToScheduleBottomUp() 1484 SmallVectorImpl<unsigned> &LRegs = LRegsMap[TrySU]; in PickNodeToScheduleBottomUp() 1496 if (!WillCreateCycle(TrySU, BtSU)) { in PickNodeToScheduleBottomUp() 1498 BacktrackBottomUp(TrySU, BtSU); in PickNodeToScheduleBottomUp() 1508 << ") to SU(" << TrySU->NodeNum << ")\n"); in PickNodeToScheduleBottomUp() 1509 AddPred(TrySU, SDep(BtSU, SDep::Artificial)); in PickNodeToScheduleBottomUp() 1513 if (!TrySU->isAvailable || !TrySU->NodeQueueId) { in PickNodeToScheduleBottomUp() 1519 AvailableQueue->remove(TrySU); in PickNodeToScheduleBottomUp() 1520 CurSU = TrySU; in PickNodeToScheduleBottomUp() 1534 SUnit *TrySU = Interferences[0]; in PickNodeToScheduleBottomUp() local [all …]
|