Searched refs:UDIVREM_I64 (Results 1 – 10 of 10) sorted by relevance
| /external/llvm/include/llvm/CodeGen/ |
| D | RuntimeLibcalls.h | 80 UDIVREM_I64, enumerator
|
| /external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/IR/ |
| D | RuntimeLibcalls.def | 82 HANDLE_LIBCALL(UDIVREM_I64, nullptr)
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AVR/ |
| D | AVRISelLowering.cpp | 218 setLibcallName(RTLIB::UDIVREM_I64, "__udivmoddi4"); in AVRTargetLowering()
353 LC = IsSigned ? RTLIB::SDIVREM_I64 : RTLIB::UDIVREM_I64; in LowerDivRem()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/WebAssembly/ |
| D | WebAssemblyRuntimeLibcallSignatures.cpp | 146 Table[RTLIB::UDIVREM_I64] = i64_i64_func_i64_i64; in RuntimeLibcallSignatureTable()
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMISelLowering.cpp | 806 setLibcallName(RTLIB::UDIVREM_I64, "__aeabi_uldivmod"); in ARMTargetLowering()
815 setLibcallCallingConv(RTLIB::UDIVREM_I64, CallingConv::ARM_AAPCS); in ARMTargetLowering()
12020 case MVT::i64: LC = isSigned ? RTLIB::SDIVREM_I64 : RTLIB::UDIVREM_I64; break; in getDivRemLibcall()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/ |
| D | ARMISelLowering.cpp | 904 { RTLIB::UDIVREM_I64, "__rt_udiv64", CallingConv::ARM_AAPCS }, in ARMTargetLowering()
925 { RTLIB::UDIVREM_I64, "__aeabi_uldivmod", CallingConv::ARM_AAPCS }, in ARMTargetLowering()
13918 case MVT::i64: LC = isSigned ? RTLIB::SDIVREM_I64 : RTLIB::UDIVREM_I64; break; in getDivRemLibcall()
|
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| D | LegalizeDAG.cpp | 2101 case MVT::i64: LC= isSigned ? RTLIB::SDIVREM_I64 : RTLIB::UDIVREM_I64; break; in ExpandDivRemLibCall()
|
| D | DAGCombiner.cpp | 2145 case MVT::i64: LC= isSigned ? RTLIB::SDIVREM_I64 : RTLIB::UDIVREM_I64; break; in isDivRemLibcallAvailable()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/SelectionDAG/ |
| D | LegalizeDAG.cpp | 2145 case MVT::i64: LC= isSigned ? RTLIB::SDIVREM_I64 : RTLIB::UDIVREM_I64; break; in ExpandDivRemLibCall()
|
| D | DAGCombiner.cpp | 2995 case MVT::i64: LC= isSigned ? RTLIB::SDIVREM_I64 : RTLIB::UDIVREM_I64; break; in isDivRemLibcallAvailable()
|