Home
last modified time | relevance | path

Searched refs:UFS_SYS_PSW_POWER_CTRL_REG (Results 1 – 3 of 3) sorted by relevance

/external/arm-trusted-firmware/plat/hisilicon/hikey960/
Dhikey960_bl1_setup.c130 mmio_setbits_32(UFS_SYS_PSW_POWER_CTRL_REG, BIT_UFS_PSW_MTCMOS_EN); in hikey960_ufs_reset()
152 mmio_clrbits_32(UFS_SYS_PSW_POWER_CTRL_REG, BIT_UFS_PSW_ISO_CTRL); in hikey960_ufs_reset()
Dhikey960_bl2_setup.c105 mmio_setbits_32(UFS_SYS_PSW_POWER_CTRL_REG, BIT_UFS_PSW_MTCMOS_EN); in hikey960_ufs_reset()
127 mmio_clrbits_32(UFS_SYS_PSW_POWER_CTRL_REG, BIT_UFS_PSW_ISO_CTRL); in hikey960_ufs_reset()
/external/arm-trusted-firmware/plat/hisilicon/hikey960/include/
Dhi3660.h311 #define UFS_SYS_PSW_POWER_CTRL_REG (UFS_SYS_REG_BASE + 0x004) macro