Home
last modified time | relevance | path

Searched refs:VFP (Results 1 – 25 of 114) sorted by relevance

12345

/external/llvm/test/MC/ARM/
Dvfp-aliases-diagnostics.s34 @ CHECK: error: VFP/Neon double precision register expected
37 @ CHECK: error: VFP/Neon double precision register expected
40 @ CHECK: error: VFP/Neon double precision register expected
43 @ CHECK: error: VFP/Neon double precision register expected
46 @ CHECK: error: VFP/Neon single precision register expected
49 @ CHECK: error: VFP/Neon single precision register expected
52 @ CHECK: error: VFP/Neon single precision register expected
55 @ CHECK: error: VFP/Neon single precision register expected
59 @ CHECK: error: VFP/Neon single precision register expected
62 @ CHECK: error: VFP/Neon single precision register expected
[all …]
Dsingle-precision-fp.s10 @ CHECK-ERRORS: error: instruction requires: double precision VFP
12 @ CHECK-ERRORS: error: instruction requires: double precision VFP
14 @ CHECK-ERRORS: error: instruction requires: double precision VFP
16 @ CHECK-ERRORS: error: instruction requires: double precision VFP
18 @ CHECK-ERRORS: error: instruction requires: double precision VFP
29 @ CHECK-ERRORS: error: instruction requires: double precision VFP
31 @ CHECK-ERRORS: error: instruction requires: double precision VFP
33 @ CHECK-ERRORS: error: instruction requires: double precision VFP
35 @ CHECK-ERRORS: error: instruction requires: double precision VFP
37 @ CHECK-ERRORS: error: instruction requires: double precision VFP
[all …]
Dneon-mov-vfp.s1 …nknown -show-encoding -mattr=-neon < %s 2>&1 | FileCheck %s --check-prefix=VFP --check-prefix=CHECK
2 …nknown -show-encoding -mattr=-neon < %s 2>&1 | FileCheck %s --check-prefix=VFP --check-prefix=CHECK
14 @ VFP-DAG: error: instruction requires: NEON
15 @ VFP-DAG: error: instruction requires: NEON
26 @ VFP-DAG: error: instruction requires: NEON
27 @ VFP-DAG: error: instruction requires: NEON
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/ARM/
Dfpconv.ll1 ; RUN: llc -mtriple=arm-eabi -mattr=+vfp2 %s -o - | FileCheck %s --check-prefix=CHECK-VFP
5 ;CHECK-VFP-LABEL: f1:
6 ;CHECK-VFP: vcvt.f32.f64
15 ;CHECK-VFP-LABEL: f2:
16 ;CHECK-VFP: vcvt.f64.f32
25 ;CHECK-VFP-LABEL: f3:
26 ;CHECK-VFP: vcvt.s32.f32
35 ;CHECK-VFP-LABEL: f4:
36 ;CHECK-VFP: vcvt.u32.f32
45 ;CHECK-VFP-LABEL: f5:
[all …]
Dfpvcvtr.ll1 ; RUN: llc -mtriple=arm-eabi -mattr=+vfp2 %s -o - | FileCheck %s --check-prefix=CHECK-VFP
2 ; RUN: llc -mtriple=thumbv7-eabi -mattr=+vfp2 %s -o - | FileCheck %s --check-prefix=CHECK-VFP
11 ; CHECK-VFP: vcvtr.s32.f32 s0, s0
18 ; CHECK-VFP: vcvtr.u32.f32 s0, s0
25 ; CHECK-VFP: vcvtr.s32.f64 s0, d{{.*}}
32 ; CHECK-VFP: vcvtr.u32.f64 s0, d{{.*}}
Dfp16-promote.ll1 …w-deprecated-dag-overlap %s -check-prefix=CHECK-FP16 --check-prefix=CHECK-VFP -check-prefix=CHECK…
2 …eck-prefix=CHECK-LIBCALL --check-prefix=CHECK-VFP -check-prefix=CHECK-ALL --check-prefix=CHECK-LIB…
13 ; CHECK-VFP: vadd.f32
30 ; CHECK-VFP: vsub.f32
47 ; CHECK-VFP: vmul.f32
64 ; CHECK-VFP: vdiv.f32
122 ; CHECK-VFP-NEXT: vmov.f32 s2, s0
123 ; CHECK-VFP-NEXT: vmov.f32 s0, s1
124 ; CHECK-VFP-NEXT: vmov.f32 s1, s2
137 ; CHECK-VFP-NEXT: vmov.f32 s2, s0
[all …]
Dno-fpu.ll4 …N: llc < %s -mtriple=armv7-none-gnueabi -mattr=-neon,+vfp2 | FileCheck --check-prefix=NONEON-VFP %s
22 ; Likewise with VFP instructions.
29 ; NONEON-VFP: vmov
30 ; NONEON-VFP: vmul.f64
Dselect.ll4 ; RUN: | FileCheck %s --check-prefix=CHECK-VFP
67 ;CHECK-VFP-LABEL: f7:
68 ;CHECK-VFP: vmovmi
101 ; CHECK-VFP-LABEL: f9:
D2013-04-16-AAPCS-C5-vs-VFP.ll7 ;Co-Processor register candidates may be either in VFP or in stack, so after
8 ;all VFP are allocated, stack is used. We can use stack without GPR allocation
Dvector-extend-narrow.ll23 ; Note: vld1 here is reasonably important. Mixing VFP and NEON
52 ; Note: vld1 here is reasonably important. Mixing VFP and NEON
D2013-04-16-AAPCS-C4-vs-VFP.ll6 ;Co-Processor register candidates may be either in VFP or in stack, so after
7 ;all VFP are allocated, stack is used. We can use stack without GPR allocation
/external/llvm/test/CodeGen/ARM/
Dfpconv.ll1 ; RUN: llc -mtriple=arm-eabi -mattr=+vfp2 %s -o - | FileCheck %s --check-prefix=CHECK-VFP
5 ;CHECK-VFP-LABEL: f1:
6 ;CHECK-VFP: vcvt.f32.f64
15 ;CHECK-VFP-LABEL: f2:
16 ;CHECK-VFP: vcvt.f64.f32
25 ;CHECK-VFP-LABEL: f3:
26 ;CHECK-VFP: vcvt.s32.f32
35 ;CHECK-VFP-LABEL: f4:
36 ;CHECK-VFP: vcvt.u32.f32
45 ;CHECK-VFP-LABEL: f5:
[all …]
Dfp16-promote.ll1 …=+vfp3,+fp16 | FileCheck %s -check-prefix=CHECK-FP16 --check-prefix=CHECK-VFP -check-prefix=CHECK…
2 …eck-prefix=CHECK-LIBCALL --check-prefix=CHECK-VFP -check-prefix=CHECK-ALL --check-prefix=CHECK-LIB…
13 ; CHECK-VFP: vadd.f32
30 ; CHECK-VFP: vsub.f32
47 ; CHECK-VFP: vmul.f32
64 ; CHECK-VFP: vdiv.f32
122 ; CHECK-VFP-NEXT: vmov.f32 s2, s0
123 ; CHECK-VFP-NEXT: vmov.f32 s0, s1
124 ; CHECK-VFP-NEXT: vmov.f32 s1, s2
137 ; CHECK-VFP-NEXT: vmov.f32 s2, s0
[all …]
Dno-fpu.ll4 …N: llc < %s -mtriple=armv7-none-gnueabi -mattr=-neon,+vfp2 | FileCheck --check-prefix=NONEON-VFP %s
22 ; Likewise with VFP instructions.
29 ; NONEON-VFP: vmov
30 ; NONEON-VFP: vmul.f64
Dselect.ll4 ; RUN: | FileCheck %s --check-prefix=CHECK-VFP
67 ;CHECK-VFP-LABEL: f7:
68 ;CHECK-VFP: vmovmi
101 ; CHECK-VFP-LABEL: f9:
D2013-04-16-AAPCS-C5-vs-VFP.ll7 ;Co-Processor register candidates may be either in VFP or in stack, so after
8 ;all VFP are allocated, stack is used. We can use stack without GPR allocation
Dvector-extend-narrow.ll23 ; Note: vld1 here is reasonably important. Mixing VFP and NEON
52 ; Note: vld1 here is reasonably important. Mixing VFP and NEON
D2013-04-16-AAPCS-C4-vs-VFP.ll6 ;Co-Processor register candidates may be either in VFP or in stack, so after
7 ;all VFP are allocated, stack is used. We can use stack without GPR allocation
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/ARM/
Dsingle-precision-fp.s10 @ CHECK-ERRORS: error: instruction requires: double precision VFP
12 @ CHECK-ERRORS: error: instruction requires: double precision VFP
14 @ CHECK-ERRORS: error: instruction requires: double precision VFP
16 @ CHECK-ERRORS: error: instruction requires: double precision VFP
18 @ CHECK-ERRORS: error: instruction requires: double precision VFP
29 @ CHECK-ERRORS: error: instruction requires: double precision VFP
31 @ CHECK-ERRORS: error: instruction requires: double precision VFP
33 @ CHECK-ERRORS: error: instruction requires: double precision VFP
35 @ CHECK-ERRORS: error: instruction requires: double precision VFP
37 @ CHECK-ERRORS: error: instruction requires: double precision VFP
[all …]
Dneon-mov-vfp.s1 …nknown -show-encoding -mattr=-neon < %s 2>&1 | FileCheck %s --check-prefix=VFP --check-prefix=CHECK
2 …nknown -show-encoding -mattr=-neon < %s 2>&1 | FileCheck %s --check-prefix=VFP --check-prefix=CHECK
14 @ VFP-DAG: error: instruction requires: NEON
15 @ VFP-DAG: error: instruction requires: NEON
26 @ VFP-DAG: error: instruction requires: NEON
27 @ VFP-DAG: error: instruction requires: NEON
/external/llvm/lib/Target/ARM/
DARMInstrVFP.td1 //===-- ARMInstrVFP.td - VFP support for ARM ---------------*- tablegen -*-===//
10 // This file describes the ARM VFP instruction set.
108 // Some single precision VFP instructions may be executed on both NEON and VFP
127 // Some single precision VFP instructions may be executed on both NEON and VFP
180 // Some single precision VFP instructions may be executed on both NEON and
181 // VFP pipelines.
193 // Some single precision VFP instructions may be executed on both NEON and
194 // VFP pipelines.
206 // Some single precision VFP instructions may be executed on both NEON and
207 // VFP pipelines.
[all …]
DARM.td104 // Cyclone has preferred instructions for zeroing VFP registers, which can
153 // Whether or not it is profitable to expand VFP/NEON MLA/MLS instructions.
155 "Expand VFP/NEON MLA/MLS instructions">;
157 // Some targets have special RAW hazards for VFP/NEON VMLA/VMLS.
162 // VFP to NEON, as an execution domain optimization.
179 // Some processors have a nonpipelined VFP coprocessor.
182 "VFP instructions are not pipelined">;
185 // play nicely with other VFP / NEON instructions, and it's generally better
188 "Disable VFP / NEON MAC instructions">;
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/
DARMInstrVFP.td1 //===-- ARMInstrVFP.td - VFP support for ARM ---------------*- tablegen -*-===//
10 // This file describes the ARM VFP instruction set.
128 // Some single precision VFP instructions may be executed on both NEON and VFP
147 // Some single precision VFP instructions may be executed on both NEON and VFP
200 // Some single precision VFP instructions may be executed on both NEON and
201 // VFP pipelines.
213 // Some single precision VFP instructions may be executed on both NEON and
214 // VFP pipelines.
226 // Some single precision VFP instructions may be executed on both NEON and
227 // VFP pipelines.
[all …]
DARM.td152 // Cyclone can zero VFP registers in 0 cycles.
203 // VFP register widths.
206 "Splat register from VFP to NEON",
209 // Whether or not it is profitable to expand VFP/NEON MLA/MLS instructions.
212 "Expand VFP/NEON MLA/MLS instructions">;
214 // Some targets have special RAW hazards for VFP/NEON VMLA/VMLS.
219 // VFP to NEON, as an execution domain optimization.
239 // Some processors have a nonpipelined VFP coprocessor.
242 "VFP instructions are not pipelined">;
245 // play nicely with other VFP / NEON instructions, and it's generally better
[all …]
/external/vixl/src/aarch32/
Doperands-aarch32.h550 if (VFP::IsImmFP32(imm)) { in ImmediateVFP()
551 SetEncodingValue(VFP::FP32ToImm8(imm)); in ImmediateVFP()
555 if (VFP::IsImmFP64(imm)) { in ImmediateVFP()
556 SetEncodingValue(VFP::FP64ToImm8(imm)); in ImmediateVFP()
567 return VFP::Imm8ToFP32(imm8); in Decode()
571 return VFP::Imm8ToFP64(imm8); in Decode()

12345