Home
last modified time | relevance | path

Searched refs:VirtRegMap (Results 1 – 25 of 61) sorted by relevance

123

/external/llvm/lib/CodeGen/
DVirtRegMap.cpp50 char VirtRegMap::ID = 0;
52 INITIALIZE_PASS(VirtRegMap, "virtregmap", "Virtual Register Map", false, false)
54 bool VirtRegMap::runOnMachineFunction(MachineFunction &mf) { in runOnMachineFunction()
68 void VirtRegMap::grow() { in grow()
75 unsigned VirtRegMap::createSpillSlot(const TargetRegisterClass *RC) { in createSpillSlot()
82 bool VirtRegMap::hasPreferredPhys(unsigned VirtReg) { in hasPreferredPhys()
91 bool VirtRegMap::hasKnownPreference(unsigned VirtReg) { in hasKnownPreference()
100 int VirtRegMap::assignVirt2StackSlot(unsigned virtReg) { in assignVirt2StackSlot()
108 void VirtRegMap::assignVirt2StackSlot(unsigned virtReg, int SS) { in assignVirt2StackSlot()
118 void VirtRegMap::print(raw_ostream &OS, const Module*) const { in print()
[all …]
DRegAllocBase.h47 class VirtRegMap; variable
63 VirtRegMap *VRM;
80 void init(VirtRegMap &vrm, LiveIntervals &lis, LiveRegMatrix &mat);
DSplitKit.h37 class VirtRegMap; variable
80 const VirtRegMap &VRM;
150 SplitAnalysis(const VirtRegMap &vrm, const LiveIntervals &lis,
240 VirtRegMap &VRM;
385 VirtRegMap&, MachineDominatorTree&,
DSpiller.h18 class VirtRegMap; variable
39 VirtRegMap &vrm);
DLiveDebugVariables.h32 class VirtRegMap; variable
59 void emitDebugValues(VirtRegMap *VRM);
DAllocationOrder.h26 class VirtRegMap; variable
40 const VirtRegMap &VRM,
DRegAllocPBQP.cpp136 void initializeGraph(PBQPRAGraph &G, VirtRegMap &VRM, Spiller &VRegSpiller);
140 MachineFunction &MF, LiveIntervals &LIS, VirtRegMap &VRM,
147 VirtRegMap &VRM,
153 VirtRegMap &VRM) const;
525 au.addRequired<VirtRegMap>(); in getAnalysisUsage()
526 au.addPreserved<VirtRegMap>(); in getAnalysisUsage()
561 void RegAllocPBQP::initializeGraph(PBQPRAGraph &G, VirtRegMap &VRM, in initializeGraph()
638 VirtRegMap &VRM, Spiller &VRegSpiller) { in spillVReg()
665 VirtRegMap &VRM, in mapPBQPToRegAlloc()
704 VirtRegMap &VRM) const { in finalizeAlloc()
[all …]
DLiveRegMatrix.cpp35 INITIALIZE_PASS_DEPENDENCY(VirtRegMap) in INITIALIZE_PASS_DEPENDENCY()
45 AU.addRequiredTransitive<VirtRegMap>(); in getAnalysisUsage()
52 VRM = &getAnalysis<VirtRegMap>(); in runOnMachineFunction()
/external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/CodeGen/
DVirtRegMap.h34 class VirtRegMap : public MachineFunctionPass {
71 VirtRegMap() : MachineFunctionPass(ID), Virt2PhysMap(NO_PHYS_REG), in VirtRegMap() function
73 VirtRegMap(const VirtRegMap &) = delete;
74 VirtRegMap &operator=(const VirtRegMap &) = delete;
181 inline raw_ostream &operator<<(raw_ostream &OS, const VirtRegMap &VRM) {
DCalcSpillWeights.h23 class VirtRegMap; variable
54 VirtRegMap *VRM;
62 VirtRegMap *vrm, const MachineLoopInfo &loops,
100 VirtRegMap *VRM,
DLiveRegMatrix.h39 class VirtRegMap; variable
44 VirtRegMap *VRM;
DLiveRangeEdit.h44 class VirtRegMap; variable
75 VirtRegMap *VRM;
140 MachineFunction &MF, LiveIntervals &lis, VirtRegMap *vrm,
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/
DVirtRegMap.cpp59 char VirtRegMap::ID = 0;
61 INITIALIZE_PASS(VirtRegMap, "virtregmap", "Virtual Register Map", false, false)
63 bool VirtRegMap::runOnMachineFunction(MachineFunction &mf) { in runOnMachineFunction()
77 void VirtRegMap::grow() { in grow()
84 void VirtRegMap::assignVirt2Phys(unsigned virtReg, MCPhysReg physReg) { in assignVirt2Phys()
95 unsigned VirtRegMap::createSpillSlot(const TargetRegisterClass *RC) { in createSpillSlot()
103 bool VirtRegMap::hasPreferredPhys(unsigned VirtReg) { in hasPreferredPhys()
112 bool VirtRegMap::hasKnownPreference(unsigned VirtReg) { in hasKnownPreference()
121 int VirtRegMap::assignVirt2StackSlot(unsigned virtReg) { in assignVirt2StackSlot()
129 void VirtRegMap::assignVirt2StackSlot(unsigned virtReg, int SS) { in assignVirt2StackSlot()
[all …]
DRegAllocBase.h53 class VirtRegMap; variable
67 VirtRegMap *VRM = nullptr;
82 void init(VirtRegMap &vrm, LiveIntervals &lis, LiveRegMatrix &mat);
DSplitKit.h45 class VirtRegMap; variable
86 const VirtRegMap &VRM;
156 SplitAnalysis(const VirtRegMap &vrm, const LiveIntervals &lis,
245 VirtRegMap &VRM;
430 VirtRegMap &vrm, MachineDominatorTree &mdt,
DSpiller.h18 class VirtRegMap; variable
40 VirtRegMap &vrm);
DLiveDebugVariables.h31 class VirtRegMap; variable
58 void emitDebugValues(VirtRegMap *VRM);
DAllocationOrder.h27 class VirtRegMap; variable
45 const VirtRegMap &VRM,
DRegAllocPBQP.cpp167 void initializeGraph(PBQPRAGraph &G, VirtRegMap &VRM, Spiller &VRegSpiller);
171 MachineFunction &MF, LiveIntervals &LIS, VirtRegMap &VRM,
178 VirtRegMap &VRM,
184 VirtRegMap &VRM) const;
551 au.addRequired<VirtRegMap>(); in getAnalysisUsage()
552 au.addPreserved<VirtRegMap>(); in getAnalysisUsage()
578 void RegAllocPBQP::initializeGraph(PBQPRAGraph &G, VirtRegMap &VRM, in initializeGraph()
680 VirtRegMap &VRM, Spiller &VRegSpiller) { in spillVReg()
706 VirtRegMap &VRM, in mapPBQPToRegAlloc()
745 VirtRegMap &VRM) const { in finalizeAlloc()
[all …]
DRegAllocBasic.cpp140 INITIALIZE_PASS_DEPENDENCY(VirtRegMap) in INITIALIZE_PASS_DEPENDENCY()
190 AU.addRequired<VirtRegMap>(); in getAnalysisUsage()
191 AU.addPreserved<VirtRegMap>(); in getAnalysisUsage()
311 RegAllocBase::init(getAnalysis<VirtRegMap>(), in runOnMachineFunction()
DLiveRegMatrix.cpp42 INITIALIZE_PASS_DEPENDENCY(VirtRegMap) in INITIALIZE_PASS_DEPENDENCY()
51 AU.addRequiredTransitive<VirtRegMap>(); in getAnalysisUsage()
58 VRM = &getAnalysis<VirtRegMap>(); in runOnMachineFunction()
/external/llvm/include/llvm/CodeGen/
DVirtRegMap.h32 class VirtRegMap : public MachineFunctionPass {
66 VirtRegMap(const VirtRegMap&) = delete;
67 void operator=(const VirtRegMap&) = delete;
71 VirtRegMap() : MachineFunctionPass(ID), Virt2PhysMap(NO_PHYS_REG), in VirtRegMap() function
184 inline raw_ostream &operator<<(raw_ostream &OS, const VirtRegMap &VRM) {
DCalcSpillWeights.h23 class VirtRegMap; variable
55 VirtRegMap *VRM;
63 VirtRegMap *vrm, const MachineLoopInfo &loops,
75 VirtRegMap *VRM,
DLiveRegMatrix.h36 class VirtRegMap; variable
41 VirtRegMap *VRM;
DLiveRangeEdit.h35 class VirtRegMap; variable
65 VirtRegMap *VRM;
127 MachineFunction &MF, LiveIntervals &lis, VirtRegMap *vrm,

123