| /external/vixl/src/aarch32/ |
| D | operands-aarch32.h | 663 explicit MemOperand(Register rn, AddrMode addrmode = Offset)
670 addrmode_(addrmode | kMemOperandRegisterOnly) { in rn_()
680 MemOperand(Register rn, int32_t offset, AddrMode addrmode = Offset)
687 addrmode_(addrmode) { in rn_()
690 MemOperand(Register rn, Sign sign, int32_t offset, AddrMode addrmode = Offset)
697 addrmode_(addrmode) { in rn_()
707 MemOperand(Register rn, Sign sign, Register rm, AddrMode addrmode = Offset)
714 addrmode_(addrmode) { in rn_()
721 MemOperand(Register rn, Register rm, AddrMode addrmode = Offset)
728 addrmode_(addrmode) { in rn_()
[all …]
|
| D | macro-assembler-aarch32.cc | 313 AddrMode addrmode) { in GetOffsetMask() argument
319 if (IsUsingA32() || (addrmode == Offset)) { in GetOffsetMask()
328 if (IsUsingT32() && (addrmode == Offset)) { in GetOffsetMask()
1710 AddrMode addrmode = operand.GetAddrMode(); in Delegate() local
1712 uint32_t extra_offset_mask = GetOffsetMask(type, addrmode); in Delegate()
1722 switch (addrmode) { in Delegate()
1795 AddrMode addrmode = operand.GetAddrMode(); in Delegate() local
1803 if (addrmode == Offset) { in Delegate()
1815 switch (addrmode) { in Delegate()
1932 AddrMode addrmode = operand.GetAddrMode(); in Delegate() local
[all …]
|
| D | disasm-aarch32.cc | 7776 AddrMode addrmode = Offset; in DecodeT32() local
7781 MemOperand(Register(rn), sign, Register(rm), addrmode)); in DecodeT32()
7790 AddrMode addrmode = Offset; in DecodeT32() local
7795 MemOperand(Register(rn), sign, Register(rm), addrmode)); in DecodeT32()
7804 AddrMode addrmode = Offset; in DecodeT32() local
7809 MemOperand(Register(rn), sign, Register(rm), addrmode)); in DecodeT32()
7818 AddrMode addrmode = Offset; in DecodeT32() local
7823 MemOperand(Register(rn), sign, Register(rm), addrmode)); in DecodeT32()
7838 AddrMode addrmode = Offset; in DecodeT32() local
7843 MemOperand(Register(rn), sign, Register(rm), addrmode)); in DecodeT32()
[all …]
|
| D | macro-assembler-aarch32.h | 381 uint32_t GetOffsetMask(InstructionType type, AddrMode addrmode);
|
| /external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/Thumb/ |
| D | addr-modes.ll | 17 ; CHECK: local addrmode: [Base:%arrayidx]
27 ; CHECK: local addrmode: [Base:%p + 1*%n]
37 ; CHECK: local addrmode: [2*%x]
|
| /external/vixl/src/aarch64/ |
| D | operands-aarch64.cc | 382 MemOperand::MemOperand(Register base, int64_t offset, AddrMode addrmode) in MemOperand() argument
386 addrmode_(addrmode), in MemOperand()
431 MemOperand::MemOperand(Register base, const Operand& offset, AddrMode addrmode) in MemOperand() argument
434 addrmode_(addrmode), in MemOperand()
443 VIXL_ASSERT((addrmode == Offset) || (addrmode == PostIndex)); in MemOperand()
457 VIXL_ASSERT(addrmode == Offset); in MemOperand()
|
| D | operands-aarch64.h | 855 AddrMode addrmode = Offset);
864 MemOperand(Register base, const Operand& offset, AddrMode addrmode = Offset);
|
| D | simulator-aarch64.cc | 1623 AddrMode addrmode) { in LoadStoreHelper() argument
1625 uintptr_t address = AddressModeHelper(instr->GetRn(), offset, addrmode); in LoadStoreHelper()
1754 AddrMode addrmode) { in LoadStorePairHelper() argument
1759 uintptr_t address = AddressModeHelper(instr->GetRn(), offset, addrmode); in LoadStorePairHelper()
2440 AddrMode addrmode) { in AddressModeHelper() argument
2450 if ((addrmode == PreIndex) || (addrmode == PostIndex)) { in AddressModeHelper()
2455 RegLogMode log_mode = (addrmode == PreIndex) ? LogRegWrites : NoRegLog; in AddressModeHelper()
2459 if ((addrmode == Offset) || (addrmode == PreIndex)) { in AddressModeHelper()
|
| D | simulator-aarch64.h | 1877 AddrMode addrmode);
1878 void LoadStorePairHelper(const Instruction* instr, AddrMode addrmode);
1895 AddrMode addrmode);
|
| /external/capstone/arch/ARM/ |
| D | ARMBaseInfo.h | 225 inline static char *ARMII_AddrModeToString(ARMII_AddrMode addrmode) in ARMII_AddrModeToString() argument
227 switch (addrmode) { in ARMII_AddrModeToString()
|
| D | ARMDisassembler.c | 3337 unsigned addrmode; in DecodeT2LoadShift() local
3396 addrmode = fieldFromInstruction_4(Insn, 4, 2); in DecodeT2LoadShift()
3397 addrmode |= fieldFromInstruction_4(Insn, 0, 4) << 2; in DecodeT2LoadShift()
3398 addrmode |= fieldFromInstruction_4(Insn, 16, 4) << 6; in DecodeT2LoadShift()
3399 if (!Check(&S, DecodeT2AddrModeSOReg(Inst, addrmode, Address, Decoder))) in DecodeT2LoadShift()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/MCTargetDesc/ |
| D | ARMBaseInfo.h | 208 inline static const char *AddrModeToString(AddrMode addrmode) { in AddrModeToString() argument
209 switch (addrmode) { in AddrModeToString()
|
| /external/llvm/lib/Target/ARM/MCTargetDesc/ |
| D | ARMBaseInfo.h | 255 inline static const char *AddrModeToString(AddrMode addrmode) { in AddrModeToString() argument
256 switch (addrmode) { in AddrModeToString()
|
| /external/v8/src/codegen/arm64/ |
| D | assembler-arm64-inl.h | 375 MemOperand::MemOperand(Register base, int64_t offset, AddrMode addrmode)
379 addrmode_(addrmode),
417 MemOperand::MemOperand(Register base, const Operand& offset, AddrMode addrmode)
418 : base_(base), regoffset_(NoReg), addrmode_(addrmode) {
424 DCHECK((addrmode == Offset) || (addrmode == PostIndex));
438 DCHECK(addrmode == Offset);
|
| D | assembler-arm64.h | 137 AddrMode addrmode = Offset);
143 AddrMode addrmode = Offset);
148 AddrMode addrmode() const { return addrmode_; } in addrmode() function
|
| D | macro-assembler-arm64-inl.h | 1072 src.addrmode())); in SmiUntag()
|
| /external/v8/src/execution/arm64/ |
| D | simulator-arm64.cc | 1794 AddrMode addrmode) { in LoadStoreHelper() argument
1797 uintptr_t address = LoadStoreAddress(addr_reg, offset, addrmode); in LoadStoreHelper()
1818 LoadStoreWriteBack(addr_reg, offset, addrmode); in LoadStoreHelper()
1934 LoadStoreWriteBack(addr_reg, offset, addrmode); in LoadStoreHelper()
1954 void Simulator::LoadStorePairHelper(Instruction* instr, AddrMode addrmode) { in LoadStorePairHelper() argument
1960 uintptr_t address = LoadStoreAddress(addr_reg, offset, addrmode); in LoadStorePairHelper()
1982 LoadStoreWriteBack(addr_reg, offset, addrmode); in LoadStorePairHelper()
2103 LoadStoreWriteBack(addr_reg, offset, addrmode); in LoadStorePairHelper()
2145 AddrMode addrmode) { in LoadStoreAddress() argument
2155 if ((addrmode == Offset) || (addrmode == PreIndex)) { in LoadStoreAddress()
[all …]
|
| D | simulator-arm64.h | 1487 void LoadStoreHelper(Instruction* instr, int64_t offset, AddrMode addrmode);
1488 void LoadStorePairHelper(Instruction* instr, AddrMode addrmode);
1490 AddrMode addrmode);
1491 void LoadStoreWriteBack(unsigned addr_reg, int64_t offset, AddrMode addrmode);
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/Disassembler/ |
| D | ARMDisassembler.cpp | 3430 unsigned addrmode = fieldFromInstruction(Insn, 4, 2); in DecodeT2LoadShift() local
3431 addrmode |= fieldFromInstruction(Insn, 0, 4) << 2; in DecodeT2LoadShift()
3432 addrmode |= fieldFromInstruction(Insn, 16, 4) << 6; in DecodeT2LoadShift()
3433 if (!Check(S, DecodeT2AddrModeSOReg(Inst, addrmode, Address, Decoder))) in DecodeT2LoadShift()
|
| /external/llvm/lib/Target/ARM/Disassembler/ |
| D | ARMDisassembler.cpp | 3429 unsigned addrmode = fieldFromInstruction(Insn, 4, 2); in DecodeT2LoadShift() local
3430 addrmode |= fieldFromInstruction(Insn, 0, 4) << 2; in DecodeT2LoadShift()
3431 addrmode |= fieldFromInstruction(Insn, 16, 4) << 6; in DecodeT2LoadShift()
3432 if (!Check(S, DecodeT2AddrModeSOReg(Inst, addrmode, Address, Decoder))) in DecodeT2LoadShift()
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64InstrInfo.td | 4932 class SExtLoadi8CVTf32Pat<dag addrmode, dag INST>
4933 : Pat<(f32 (sint_to_fp (i32 (sextloadi8 addrmode)))),
4958 class SExtLoadi16CVTf32Pat<dag addrmode, dag INST>
4959 : Pat<(f32 (sint_to_fp (i32 (sextloadi16 addrmode)))),
4986 class SExtLoadi16CVTf64Pat<dag addrmode, dag INST>
4987 : Pat <(f64 (sint_to_fp (i32 (sextloadi16 addrmode)))),
5011 class SExtLoadi32CVTf64Pat<dag addrmode, dag INST>
5012 : Pat <(f64 (sint_to_fp (i32 (load addrmode)))),
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/ |
| D | AArch64InstrInfo.td | 5302 class SExtLoadi8CVTf32Pat<dag addrmode, dag INST>
5303 : Pat<(f32 (sint_to_fp (i32 (sextloadi8 addrmode)))),
5328 class SExtLoadi16CVTf32Pat<dag addrmode, dag INST>
5329 : Pat<(f32 (sint_to_fp (i32 (sextloadi16 addrmode)))),
5356 class SExtLoadi16CVTf64Pat<dag addrmode, dag INST>
5357 : Pat <(f64 (sint_to_fp (i32 (sextloadi16 addrmode)))),
5381 class SExtLoadi32CVTf64Pat<dag addrmode, dag INST>
5382 : Pat <(f64 (sint_to_fp (i32 (load addrmode)))),
|