Home
last modified time | relevance | path

Searched refs:arg9 (Results 1 – 25 of 48) sorted by relevance

12

/external/v8/src/third_party/valgrind/
Dvalgrind.h980 arg7,arg8,arg9) \ argument
994 _argvec[9] = (unsigned long)(arg9); \
1017 arg7,arg8,arg9,arg10) \ argument
1031 _argvec[9] = (unsigned long)(arg9); \
1056 arg6,arg7,arg8,arg9,arg10, \ argument
1071 _argvec[9] = (unsigned long)(arg9); \
1098 arg6,arg7,arg8,arg9,arg10, \ argument
1113 _argvec[9] = (unsigned long)(arg9); \
1505 arg7,arg8,arg9) \ argument
1519 _argvec[9] = (unsigned long)(arg9); \
[all …]
/external/libchrome/base/third_party/valgrind/
Dvalgrind.h1024 arg7,arg8,arg9) \ argument
1038 _argvec[9] = (unsigned long)(arg9); \
1061 arg7,arg8,arg9,arg10) \ argument
1075 _argvec[9] = (unsigned long)(arg9); \
1100 arg6,arg7,arg8,arg9,arg10, \ argument
1115 _argvec[9] = (unsigned long)(arg9); \
1142 arg6,arg7,arg8,arg9,arg10, \ argument
1157 _argvec[9] = (unsigned long)(arg9); \
1549 arg7,arg8,arg9) \ argument
1563 _argvec[9] = (unsigned long)(arg9); \
[all …]
/external/protobuf/src/google/protobuf/stubs/
Dsubstitute.cc61 const SubstituteArg& arg8, const SubstituteArg& arg9) { in Substitute() argument
64 arg5, arg6, arg7, arg8, arg9); in Substitute()
74 const SubstituteArg& arg8, const SubstituteArg& arg9) { in SubstituteAndAppend() argument
76 &arg0, &arg1, &arg2, &arg3, &arg4, &arg5, &arg6, &arg7, &arg8, &arg9, nullptr in SubstituteAndAppend()
Dsubstitute.h153 const internal::SubstituteArg& arg9 = internal::SubstituteArg());
166 const internal::SubstituteArg& arg9 = internal::SubstituteArg());
/external/swiftshader/third_party/subzero/crosstest/
Dtest_calling_conv.cpp48 double arg9 = 21; in caller_vlvilvfvdviv() local
54 arg6, arg7, arg8, arg9, arg10, in caller_vlvilvfvdviv()
80 v4f32 arg6, float arg7, v4f32 arg8, double arg9, in callee_vlvilvfvdviv() argument
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AMDGPU/
Dret.ll46 …i32> %arg5, <3 x i32> %arg6, <2 x i32> %arg7, <2 x i32> %arg8, <2 x i32> %arg9, float %arg10, floa…
71 …i32> %arg5, <3 x i32> %arg6, <2 x i32> %arg7, <2 x i32> %arg8, <2 x i32> %arg9, float %arg10, floa…
85 …i32> %arg5, <3 x i32> %arg6, <2 x i32> %arg7, <2 x i32> %arg8, <2 x i32> %arg9, float %arg10, floa…
104 …i32> %arg5, <3 x i32> %arg6, <2 x i32> %arg7, <2 x i32> %arg8, <2 x i32> %arg9, float %arg10, floa…
133 …i32> %arg5, <3 x i32> %arg6, <2 x i32> %arg7, <2 x i32> %arg8, <2 x i32> %arg9, float %arg10, floa…
162 …i32> %arg5, <3 x i32> %arg6, <2 x i32> %arg7, <2 x i32> %arg8, <2 x i32> %arg9, float %arg10, floa…
Dcallee-special-input-vgprs.ll243 i32 %arg8, i32 %arg9, i32 %arg10, i32 %arg11, i32 %arg12, i32 %arg13, i32 %arg14, i32 %arg15,
259 store volatile i32 %arg9, i32 addrspace(1)* undef
342 i32 %arg8, i32 %arg9, i32 %arg10, i32 %arg11, i32 %arg12, i32 %arg13, i32 %arg14, i32 %arg15,
347 i32 %arg8, i32 %arg9, i32 %arg10, i32 %arg11, i32 %arg12, i32 %arg13, i32 %arg14, i32 %arg15,
369 i32 %arg8, i32 %arg9, i32 %arg10, i32 %arg11, i32 %arg12, i32 %arg13, i32 %arg14, i32 %arg15,
385 store volatile i32 %arg9, i32 addrspace(1)* undef
493 i32 %arg8, i32 %arg9, i32 %arg10, i32 %arg11, i32 %arg12, i32 %arg13, i32 %arg14, i32 %arg15,
513 store volatile i32 %arg9, i32 addrspace(1)* undef
590 i32 %arg8, i32 %arg9, i32 %arg10, i32 %arg11, i32 %arg12, i32 %arg13, i32 %arg14, i32 %arg15,
610 store volatile i32 %arg9, i32 addrspace(1)* undef
Dwait.ll14 …e(4)* inreg %arg4, i32 inreg %arg5, i32 %arg6, i32 %arg7, i32 %arg8, i32 %arg9, float addrspace(4)…
49 …)* byval %arg4, i32 inreg %arg5, i32 inreg %arg6, i32 %arg7, i32 %arg8, i32 %arg9, i32 %arg10) #0 {
Dllvm.AMDGPU.kill.ll23 …nreg %arg5, <2 x i32> %arg6, <2 x i32> %arg7, <2 x i32> %arg8, <3 x i32> %arg9, <2 x i32> %arg10, …
Dsmrd.ll109 …i32> %arg5, <2 x i32> %arg6, <3 x i32> %arg7, <2 x i32> %arg8, <2 x i32> %arg9, <2 x i32> %arg10, …
123 …i32> %arg5, <2 x i32> %arg6, <3 x i32> %arg7, <2 x i32> %arg8, <2 x i32> %arg9, <2 x i32> %arg10, …
140 …i32> %arg5, <2 x i32> %arg6, <3 x i32> %arg7, <2 x i32> %arg8, <2 x i32> %arg9, <2 x i32> %arg10, …
155 …i32> %arg5, <2 x i32> %arg6, <3 x i32> %arg7, <2 x i32> %arg8, <2 x i32> %arg9, <2 x i32> %arg10, …
170 …i32> %arg5, <2 x i32> %arg6, <3 x i32> %arg7, <2 x i32> %arg8, <2 x i32> %arg9, <2 x i32> %arg10, …
Dret_jump.ll25 …nreg %arg5, <2 x i32> %arg6, <2 x i32> %arg7, <2 x i32> %arg8, <3 x i32> %arg9, <2 x i32> %arg10, …
76 …nreg %arg5, <2 x i32> %arg6, <2 x i32> %arg7, <2 x i32> %arg8, <3 x i32> %arg9, <2 x i32> %arg10, …
Dsgpr-copy.ll7 …i32> %arg5, <2 x i32> %arg6, <3 x i32> %arg7, <2 x i32> %arg8, <2 x i32> %arg9, <2 x i32> %arg10, …
31 …i32> %arg5, <2 x i32> %arg6, <3 x i32> %arg7, <2 x i32> %arg8, <2 x i32> %arg9, <2 x i32> %arg10, …
171 …i32> %arg5, <2 x i32> %arg6, <3 x i32> %arg7, <2 x i32> %arg8, <2 x i32> %arg9, <2 x i32> %arg10, …
224 …i32> %arg5, <2 x i32> %arg6, <2 x i32> %arg7, <3 x i32> %arg8, <2 x i32> %arg9, <2 x i32> %arg10, …
288 …i32> %arg5, <2 x i32> %arg6, <2 x i32> %arg7, <3 x i32> %arg8, <2 x i32> %arg9, <2 x i32> %arg10, …
324 …nreg %arg5, <2 x i32> %arg6, <2 x i32> %arg7, <2 x i32> %arg8, <3 x i32> %arg9, <2 x i32> %arg10, …
Dschedule-kernel-arg-loads.ll26 i64 %arg8, i64 %arg9, i64 %arg10, i64 %arg11, i64 %arg12, i64 %arg13, i64 %arg14, i64 %arg15,
/external/tensorflow/tensorflow/compiler/mlir/lite/tests/
Dload-quantization-recipe.mlir4 …xf32>, %arg6: tensor<*xf32>, %arg7: tensor<*xf32>, %arg8: tensor<*xf32>, %arg9: tensor<*xf32>, %ar…
8 %arg9, %arg10, %arg11, // cell weights
23 // CHECK-NEXT: %[[in3:.*]] = "tfl.mul"(%arg19, %arg9)
Dops.mlir563 … %arg6: tensor<? x f32>, %arg7: tensor<? x f32>, %arg8: tensor<? x f32>, %arg9: tensor<? x f32>, %…
564 …nce_lstm"(%arg0, %arg1, %arg2, %arg3, %arg4, %arg5, %arg6, %arg7, %arg8, %arg9, %arg10, %arg11, %a…
565 …nce_lstm"(%arg0, %arg1, %arg2, %arg3, %arg4, %arg5, %arg6, %arg7, %arg8, %arg9, %arg10, %arg11, %a…
572 … %arg6: tensor<? x f32>, %arg7: tensor<? x f32>, %arg8: tensor<? x f32>, %arg9: tensor<? x f32>, %…
573 …nce_lstm"(%arg0, %arg1, %arg2, %arg3, %arg4, %arg5, %arg6, %arg7, %arg8, %arg9, %arg10, %arg11, %a…
574 …nce_lstm"(%arg0, %arg1, %arg2, %arg3, %arg4, %arg5, %arg6, %arg7, %arg8, %arg9, %arg10, %arg11, %a…
581 … %arg6: tensor<? x f32>, %arg7: tensor<? x f32>, %arg8: tensor<? x f32>, %arg9: tensor<? x f32>, %…
582 …nce_lstm"(%arg0, %arg1, %arg2, %arg3, %arg4, %arg5, %arg6, %arg7, %arg8, %arg9, %arg10, %arg11, %a…
583 …nce_lstm"(%arg0, %arg1, %arg2, %arg3, %arg4, %arg5, %arg6, %arg7, %arg8, %arg9, %arg10, %arg11, %a…
590 … %arg6: tensor<? x f32>, %arg7: tensor<? x f32>, %arg8: tensor<? x f32>, %arg9: tensor<? x f32>, %…
[all …]
/external/mesa3d/include/CL/
Dcl.hpp7663 T9 arg9, in operator ()()
7698 arg9, in operator ()()
7888 T9 arg9, in operator ()()
7922 arg9, in operator ()()
8109 T9 arg9, in operator ()()
8142 arg9, in operator ()()
8326 T9 arg9, in operator ()()
8358 arg9, in operator ()()
8539 T9 arg9, in operator ()()
8570 arg9, in operator ()()
[all …]
/external/tensorflow/tensorflow/compiler/mlir/lite/tests/mlir2flatbuffer/
Dlstm.mlir77 // CHECK-NEXT: name: "arg9",
257 … %arg6: tensor<4 x f32>, %arg7: tensor<4 x f32>, %arg8: tensor<4 x f32>, %arg9: tensor<4 x f32>, %…
260 …%24 = "tfl.lstm"(%arg0, %arg1, %arg2, %arg3, %arg4, %arg5, %arg6, %arg7, %arg8, %arg9, %arg10, %ar…
Dunidirectional_sequence_lstm.mlir77 // CHECK-NEXT: name: "arg9",
256 … %arg6: tensor<4 x f32>, %arg7: tensor<4 x f32>, %arg8: tensor<4 x f32>, %arg9: tensor<4 x f32>, %…
259 …nce_lstm"(%arg0, %arg1, %arg2, %arg3, %arg4, %arg5, %arg6, %arg7, %arg8, %arg9, %arg10, %arg11, %a…
/external/swiftshader/third_party/llvm-7.0/llvm/test/Analysis/CFLAliasAnalysis/Steensgaard/
Dstratified-attrs-indexing.ll13 i32* %arg6, i32* %arg7, i32* %arg8, i32* %arg9, i32* %arg10,
/external/llvm/test/Analysis/CFLAliasAnalysis/Steensgaard/
Dstratified-attrs-indexing.ll13 i32* %arg6, i32* %arg7, i32* %arg8, i32* %arg9, i32* %arg10,
/external/llvm/test/CodeGen/AMDGPU/
Dsgpr-copy.ll14 …i32> %arg5, <2 x i32> %arg6, <3 x i32> %arg7, <2 x i32> %arg8, <2 x i32> %arg9, <2 x i32> %arg10, …
38 …i32> %arg5, <2 x i32> %arg6, <3 x i32> %arg7, <2 x i32> %arg8, <2 x i32> %arg9, <2 x i32> %arg10, …
159 …i32> %arg5, <2 x i32> %arg6, <3 x i32> %arg7, <2 x i32> %arg8, <2 x i32> %arg9, <2 x i32> %arg10, …
230 …i32> %arg5, <2 x i32> %arg6, <2 x i32> %arg7, <3 x i32> %arg8, <2 x i32> %arg9, <2 x i32> %arg10, …
294 …i32> %arg5, <2 x i32> %arg6, <2 x i32> %arg7, <3 x i32> %arg8, <2 x i32> %arg9, <2 x i32> %arg10, …
324 …nreg %arg5, <2 x i32> %arg6, <2 x i32> %arg7, <2 x i32> %arg8, <3 x i32> %arg9, <2 x i32> %arg10, …
Dsi-lod-bias.ll9 …i32> %arg5, <2 x i32> %arg6, <3 x i32> %arg7, <2 x i32> %arg8, <2 x i32> %arg9, <2 x i32> %arg10, …
Dschedule-kernel-arg-loads.ll31 i64 %arg8, i64 %arg9, i64 %arg10, i64 %arg11, i64 %arg12, i64 %arg13, i64 %arg14, i64 %arg15,
/external/googletest/googlemock/include/gmock/
Dgmock-generated-actions.h157 const arg9_type& arg9 GTEST_ATTRIBUTE_UNUSED_
552 const arg8_type& arg8, const arg9_type& arg9) const;\
615 const arg8_type& arg8, const arg9_type& arg9) const;\
665 const arg8_type& arg8, const arg9_type& arg9) const;\
721 const arg8_type& arg8, const arg9_type& arg9) const;\
782 const arg8_type& arg8, const arg9_type& arg9) const;\
850 const arg8_type& arg8, const arg9_type& arg9) const;\
927 const arg8_type& arg8, const arg9_type& arg9) const;\
1008 const arg8_type& arg8, const arg9_type& arg9) const;\
1095 const arg8_type& arg8, const arg9_type& arg9) const;\
[all …]
/external/swiftshader/third_party/subzero/tests_lit/llvm2ice_tests/
Dvector-arg.ll299 <4 x float> %arg8, <4 x float> %arg9) {
304 call void @VectorArgs(<4 x float> %arg9, <4 x float> %arg8, <4 x float> %arg7,
408 <4 x float> %arg8, <4 x float> %arg9) {
413 call void @InterspersedVectorArgs(<4 x float> %arg9, i64 0, <4 x float> %arg8,

12