Home
last modified time | relevance | path

Searched refs:db_depth_control (Results 1 – 6 of 6) sorted by relevance

/external/mesa3d/src/gallium/drivers/r600/
Dr600_state.c405 unsigned db_depth_control, alpha_test_control, alpha_ref; in r600_create_dsa_state() local
420 db_depth_control = S_028800_Z_ENABLE(state->depth.enabled) | in r600_create_dsa_state()
426 db_depth_control |= S_028800_STENCIL_ENABLE(1); in r600_create_dsa_state()
427 db_depth_control |= S_028800_STENCILFUNC(state->stencil[0].func); /* translates straight */ in r600_create_dsa_state()
428 db_depth_control |= S_028800_STENCILFAIL(r600_translate_stencil_op(state->stencil[0].fail_op)); in r600_create_dsa_state()
429 db_depth_control |= S_028800_STENCILZPASS(r600_translate_stencil_op(state->stencil[0].zpass_op)); in r600_create_dsa_state()
430 db_depth_control |= S_028800_STENCILZFAIL(r600_translate_stencil_op(state->stencil[0].zfail_op)); in r600_create_dsa_state()
433 db_depth_control |= S_028800_BACKFACE_ENABLE(1); in r600_create_dsa_state()
434 db_depth_control |= S_028800_STENCILFUNC_BF(state->stencil[1].func); /* translates straight */ in r600_create_dsa_state()
435db_depth_control |= S_028800_STENCILFAIL_BF(r600_translate_stencil_op(state->stencil[1].fail_op)); in r600_create_dsa_state()
[all …]
Devergreen_state.c417 unsigned db_depth_control, alpha_test_control, alpha_ref; in evergreen_create_dsa_state() local
432 db_depth_control = S_028800_Z_ENABLE(state->depth.enabled) | in evergreen_create_dsa_state()
438 db_depth_control |= S_028800_STENCIL_ENABLE(1); in evergreen_create_dsa_state()
439 db_depth_control |= S_028800_STENCILFUNC(state->stencil[0].func); /* translates straight */ in evergreen_create_dsa_state()
440 db_depth_control |= S_028800_STENCILFAIL(r600_translate_stencil_op(state->stencil[0].fail_op)); in evergreen_create_dsa_state()
441 db_depth_control |= S_028800_STENCILZPASS(r600_translate_stencil_op(state->stencil[0].zpass_op)); in evergreen_create_dsa_state()
442 db_depth_control |= S_028800_STENCILZFAIL(r600_translate_stencil_op(state->stencil[0].zfail_op)); in evergreen_create_dsa_state()
445 db_depth_control |= S_028800_BACKFACE_ENABLE(1); in evergreen_create_dsa_state()
446 db_depth_control |= S_028800_STENCILFUNC_BF(state->stencil[1].func); /* translates straight */ in evergreen_create_dsa_state()
447db_depth_control |= S_028800_STENCILFAIL_BF(r600_translate_stencil_op(state->stencil[1].fail_op)); in evergreen_create_dsa_state()
[all …]
/external/mesa3d/src/amd/vulkan/
Dradv_cmd_buffer.c1291 cmd_buffer->state.emitted_pipeline->graphics.db_depth_control != in radv_emit_graphics_pipeline()
1292 pipeline->graphics.db_depth_control) in radv_emit_graphics_pipeline()
1495 unsigned db_depth_control = cmd_buffer->state.pipeline->graphics.db_depth_control; in radv_emit_depth_control() local
1499 db_depth_control &= C_028800_Z_ENABLE; in radv_emit_depth_control()
1500 db_depth_control |= S_028800_Z_ENABLE(d->depth_test_enable ? 1 : 0); in radv_emit_depth_control()
1504 db_depth_control &= C_028800_Z_WRITE_ENABLE; in radv_emit_depth_control()
1505 db_depth_control |= S_028800_Z_WRITE_ENABLE(d->depth_write_enable ? 1 : 0); in radv_emit_depth_control()
1509 db_depth_control &= C_028800_ZFUNC; in radv_emit_depth_control()
1510 db_depth_control |= S_028800_ZFUNC(d->depth_compare_op); in radv_emit_depth_control()
1514 db_depth_control &= C_028800_DEPTH_BOUNDS_ENABLE; in radv_emit_depth_control()
[all …]
Dradv_pipeline.c1753 uint32_t db_depth_control = 0; in radv_pipeline_init_depth_stencil_state() local
1763 db_depth_control = S_028800_Z_ENABLE(ds_info->depthTestEnable ? 1 : 0) | in radv_pipeline_init_depth_stencil_state()
1770 db_depth_control |= S_028800_STENCIL_ENABLE(1) | S_028800_BACKFACE_ENABLE(1); in radv_pipeline_init_depth_stencil_state()
1771 db_depth_control |= S_028800_STENCILFUNC(ds_info->front.compareOp); in radv_pipeline_init_depth_stencil_state()
1772 db_depth_control |= S_028800_STENCILFUNC_BF(ds_info->back.compareOp); in radv_pipeline_init_depth_stencil_state()
1776 pipeline->graphics.db_depth_control = db_depth_control; in radv_pipeline_init_depth_stencil_state()
Dradv_private.h1753 unsigned db_depth_control; member
/external/mesa3d/src/gallium/drivers/radeonsi/
Dsi_state.c1136 unsigned db_depth_control; in si_create_dsa_state() local
1148 db_depth_control = in si_create_dsa_state()
1154 db_depth_control |= S_028800_STENCIL_ENABLE(1); in si_create_dsa_state()
1155 db_depth_control |= S_028800_STENCILFUNC(state->stencil[0].func); in si_create_dsa_state()
1164 db_depth_control |= S_028800_BACKFACE_ENABLE(1); in si_create_dsa_state()
1165 db_depth_control |= S_028800_STENCILFUNC_BF(state->stencil[1].func); in si_create_dsa_state()
1185 si_pm4_set_reg(pm4, R_028800_DB_DEPTH_CONTROL, db_depth_control); in si_create_dsa_state()