Home
last modified time | relevance | path

Searched refs:emif_ddr_phy_ctlr_1_init (Results 1 – 7 of 7) sorted by relevance

/external/u-boot/arch/arm/mach-omap2/omap5/
Dsdram.c44 .emif_ddr_phy_ctlr_1_init = 0x0E28420d,
63 .emif_ddr_phy_ctlr_1_init = 0x0E30400d,
82 .emif_ddr_phy_ctlr_1_init = 0x0E28420d,
102 .emif_ddr_phy_ctlr_1_init = 0x0020420A,
126 .emif_ddr_phy_ctlr_1_init = 0x0030400A,
552 phy = regs->emif_ddr_phy_ctlr_1_init; in do_ext_phy_settings_dra7()
/external/u-boot/arch/arm/mach-omap2/omap4/
Dsdram_elpida.c44 .emif_ddr_phy_ctlr_1_init = 0x049ffff5,
58 .emif_ddr_phy_ctlr_1_init = 0x049ffff5,
72 .emif_ddr_phy_ctlr_1_init = 0x049ffff5,
86 .emif_ddr_phy_ctlr_1_init = 0x049ffff5,
/external/u-boot/board/ti/dra7xx/
Devm.c81 .emif_ddr_phy_ctlr_1_init = 0x0024400B,
106 .emif_ddr_phy_ctlr_1_init = 0x0024400B,
131 .emif_ddr_phy_ctlr_1_init = 0x0024400D,
156 .emif_ddr_phy_ctlr_1_init = 0x0824400E,
181 .emif_ddr_phy_ctlr_1_init = 0x0024400B,
206 .emif_ddr_phy_ctlr_1_init = 0x0024400B,
231 .emif_ddr_phy_ctlr_1_init = 0x0824400D,
256 .emif_ddr_phy_ctlr_1_init = 0x0824400D,
/external/u-boot/board/compulab/cm_t54/
Dspl.c29 .emif_ddr_phy_ctlr_1_init = 0x0030400B,
/external/u-boot/board/ti/am57xx/
Dboard.c123 .emif_ddr_phy_ctlr_1_init = 0x0024400b,
187 .emif_ddr_phy_ctlr_1_init = 0x0024400b,
250 .emif_ddr_phy_ctlr_1_init = 0x0024400f,
275 .emif_ddr_phy_ctlr_1_init = 0x0024400f,
/external/u-boot/arch/arm/mach-omap2/
Demif-common.c144 writel(regs->emif_ddr_phy_ctlr_1_init, &emif->emif_ddr_phy_ctrl_1); in lpddr2_init()
435 writel(regs->emif_ddr_phy_ctlr_1_init, &emif->emif_ddr_phy_ctrl_1); in dra7_ddr3_init()
484 writel(regs->emif_ddr_phy_ctlr_1_init, &emif->emif_ddr_phy_ctrl_1); in omap5_ddr3_init()
996 regs->emif_ddr_phy_ctlr_1_init = in emif_calculate_regs()
1014 print_timing_reg(regs->emif_ddr_phy_ctlr_1_init); in emif_calculate_regs()
/external/u-boot/arch/arm/include/asm/
Demif.h1223 u32 emif_ddr_phy_ctlr_1_init; member