/external/capstone/suite/MC/AArch64/ |
D | neon-facge-facgt.s.cs | 2 0xe0,0xef,0x30,0x2e = facge v0.2s, v31.2s, v16.2s 3 0xe4,0xec,0x2f,0x6e = facge v4.4s, v7.4s, v15.4s 4 0x5d,0xec,0x65,0x6e = facge v29.2d, v2.2d, v5.2d 5 0xe0,0xef,0x30,0x2e = facge v0.2s, v31.2s, v16.2s 6 0xe4,0xec,0x2f,0x6e = facge v4.4s, v7.4s, v15.4s 7 0x5d,0xec,0x65,0x6e = facge v29.2d, v2.2d, v5.2d
|
D | neon-scalar-fp-compare.s.cs | 18 0x6a,0xed,0x2c,0x7e = facge s10, s11, s12 19 0xb4,0xee,0x76,0x7e = facge d20, d21, d22
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/AArch64/SVE/ |
D | facge-diagnostics.s | 3 facge p0.b, p0/z, z0.b, z0.b label 8 facge p0.b, p0/z, z0.b, #0.0 label 18 facge p0.d, p0/z, z0.d, z1.d label 24 facge p0.d, p0/z, z0.d, z1.d label
|
D | facge.s | 10 facge p0.h, p0/z, z0.h, z1.h label 16 facge p0.s, p0/z, z0.s, z1.s label 22 facge p0.d, p0/z, z0.d, z1.d label
|
/external/llvm/test/MC/AArch64/ |
D | neon-facge-facgt.s | 9 facge v0.4h, v31.4h, v16.4h 10 facge v4.8h, v7.8h, v15.8h 11 facge v0.2s, v31.2s, v16.2s 12 facge v4.4s, v7.4s, v15.4s 13 facge v29.2d, v2.2d, v5.2d
|
D | neon-scalar-fp-compare.s | 135 facge h10, h11, h12 136 facge s10, s11, s12 137 facge d20, d21, d22
|
D | fullfp16-neon-neg.s | 152 facge v0.4h, v31.4h, v16.4h 154 facge v4.8h, v7.8h, v15.8h 276 facge h10, h11, h12
|
D | arm64-advsimd.s | 309 facge.2s v0, v0, v0 379 ; CHECK: facge.2s v0, v0, v0 ; encoding: [0x00,0xec,0x20,0x2e] 444 facge.4h v0, v0, v0 469 ; CHECK: facge.4h v0, v0, v0 ; encoding: [0x00,0x2c,0x40,0x2e] 494 facge.8h v0, v0, v0 519 ; CHECK: facge.8h v0, v0, v0 ; encoding: [0x00,0x2c,0x40,0x6e]
|
D | neon-diagnostics.s | 413 facge v0.2d, v1.2s, v2.2d 414 facge v0.4h, v1.4h, v2.4h 4719 facge s10, h11, s12 4720 facge d20, s21, d22
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/AArch64/ |
D | neon-facge-facgt.s | 9 facge v0.4h, v31.4h, v16.4h 10 facge v4.8h, v7.8h, v15.8h 11 facge v0.2s, v31.2s, v16.2s 12 facge v4.4s, v7.4s, v15.4s 13 facge v29.2d, v2.2d, v5.2d
|
D | neon-scalar-fp-compare.s | 135 facge h10, h11, h12 136 facge s10, s11, s12 137 facge d20, d21, d22
|
D | fullfp16-neon-neg.s | 152 facge v0.4h, v31.4h, v16.4h 154 facge v4.8h, v7.8h, v15.8h 276 facge h10, h11, h12
|
D | arm64-advsimd.s | 309 facge.2s v0, v0, v0 379 ; CHECK: facge.2s v0, v0, v0 ; encoding: [0x00,0xec,0x20,0x2e] 444 facge.4h v0, v0, v0 469 ; CHECK: facge.4h v0, v0, v0 ; encoding: [0x00,0x2c,0x40,0x2e] 494 facge.8h v0, v0, v0 519 ; CHECK: facge.8h v0, v0, v0 ; encoding: [0x00,0x2c,0x40,0x6e]
|
D | neon-diagnostics.s | 418 facge v0.2d, v1.2s, v2.2d 419 facge v0.4h, v1.4h, v2.4h 4659 facge s10, h11, s12 4660 facge d20, s21, d22
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AArch64/ |
D | arm64-vcmp.ll | 18 ;CHECK: facge.2s 21 %tmp3 = call <2 x i32> @llvm.aarch64.neon.facge.v2i32.v2f32(<2 x float> %tmp1, <2 x float> %tmp2) 27 ;CHECK: facge.4s 30 %tmp3 = call <4 x i32> @llvm.aarch64.neon.facge.v4i32.v4f32(<4 x float> %tmp1, <4 x float> %tmp2) 36 ;CHECK: facge.2d 39 %tmp3 = call <2 x i64> @llvm.aarch64.neon.facge.v2i64.v2f64(<2 x double> %tmp1, <2 x double> %tmp2) 43 declare <2 x i32> @llvm.aarch64.neon.facge.v2i32.v2f32(<2 x float>, <2 x float>) nounwind readnone 44 declare <4 x i32> @llvm.aarch64.neon.facge.v4i32.v4f32(<4 x float>, <4 x float>) nounwind readnone 45 declare <2 x i64> @llvm.aarch64.neon.facge.v2i64.v2f64(<2 x double>, <2 x double>) nounwind readnone 80 ; CHECK: facge {{s[0-9]+}}, s0, s1 [all …]
|
/external/llvm/test/CodeGen/AArch64/ |
D | arm64-vcmp.ll | 18 ;CHECK: facge.2s 21 %tmp3 = call <2 x i32> @llvm.aarch64.neon.facge.v2i32.v2f32(<2 x float> %tmp1, <2 x float> %tmp2) 27 ;CHECK: facge.4s 30 %tmp3 = call <4 x i32> @llvm.aarch64.neon.facge.v4i32.v4f32(<4 x float> %tmp1, <4 x float> %tmp2) 36 ;CHECK: facge.2d 39 %tmp3 = call <2 x i64> @llvm.aarch64.neon.facge.v2i64.v2f64(<2 x double> %tmp1, <2 x double> %tmp2) 43 declare <2 x i32> @llvm.aarch64.neon.facge.v2i32.v2f32(<2 x float>, <2 x float>) nounwind readnone 44 declare <4 x i32> @llvm.aarch64.neon.facge.v4i32.v4f32(<4 x float>, <4 x float>) nounwind readnone 45 declare <2 x i64> @llvm.aarch64.neon.facge.v2i64.v2f64(<2 x double>, <2 x double>) nounwind readnone 80 ; CHECK: facge {{s[0-9]+}}, s0, s1 [all …]
|
/external/vixl/test/aarch64/ |
D | test-cpu-features-aarch64.cc | 3114 TEST_FP_NEON(facge_0, facge(v0.V2S(), v1.V2S(), v2.V2S())) 3115 TEST_FP_NEON(facge_1, facge(v0.V4S(), v1.V4S(), v2.V4S())) 3116 TEST_FP_NEON(facge_2, facge(v0.V2D(), v1.V2D(), v2.V2D())) 3117 TEST_FP_NEON(facge_3, facge(s0, s1, s2)) 3118 TEST_FP_NEON(facge_4, facge(d0, d1, d2)) 3584 TEST_FP_NEON_NEONHALF(facge_0, facge(v0.V4H(), v1.V4H(), v2.V4H())) 3585 TEST_FP_NEON_NEONHALF(facge_1, facge(v0.V8H(), v1.V8H(), v2.V8H())) 3586 TEST_FP_NEON_NEONHALF(facge_2, facge(h0, h1, h2))
|
D | test-trace-aarch64.cc | 403 __ facge(d1, d23, d16); in GenerateTestSequenceFP() local 404 __ facge(s4, s17, s1); in GenerateTestSequenceFP() local 2524 __ facge(v18.V2D(), v5.V2D(), v0.V2D()); in GenerateTestSequenceNEONFP() local 2525 __ facge(v15.V2S(), v11.V2S(), v6.V2S()); in GenerateTestSequenceNEONFP() local 2526 __ facge(v30.V4S(), v10.V4S(), v25.V4S()); in GenerateTestSequenceNEONFP() local
|
/external/vixl/test/test-trace-reference/ |
D | log-disasm | 327 0x~~~~~~~~~~~~~~~~ 7e70eee1 facge d1, d23, d16 328 0x~~~~~~~~~~~~~~~~ 7e21ee24 facge s4, s17, s1 2173 0x~~~~~~~~~~~~~~~~ 6e60ecb2 facge v18.2d, v5.2d, v0.2d 2174 0x~~~~~~~~~~~~~~~~ 2e26ed6f facge v15.2s, v11.2s, v6.2s 2175 0x~~~~~~~~~~~~~~~~ 6e39ed5e facge v30.4s, v10.4s, v25.4s
|
D | log-disasm-colour | 327 0x~~~~~~~~~~~~~~~~ 7e70eee1 facge d1, d23, d16 328 0x~~~~~~~~~~~~~~~~ 7e21ee24 facge s4, s17, s1 2173 0x~~~~~~~~~~~~~~~~ 6e60ecb2 facge v18.2d, v5.2d, v0.2d 2174 0x~~~~~~~~~~~~~~~~ 2e26ed6f facge v15.2s, v11.2s, v6.2s 2175 0x~~~~~~~~~~~~~~~~ 6e39ed5e facge v30.4s, v10.4s, v25.4s
|
D | log-cpufeatures-custom | 326 0x~~~~~~~~~~~~~~~~ 7e70eee1 facge d1, d23, d16 ### {FP, NEON} ### 327 0x~~~~~~~~~~~~~~~~ 7e21ee24 facge s4, s17, s1 ### {FP, NEON} ### 2172 0x~~~~~~~~~~~~~~~~ 6e60ecb2 facge v18.2d, v5.2d, v0.2d ### {FP, NEON} ### 2173 0x~~~~~~~~~~~~~~~~ 2e26ed6f facge v15.2s, v11.2s, v6.2s ### {FP, NEON} ### 2174 0x~~~~~~~~~~~~~~~~ 6e39ed5e facge v30.4s, v10.4s, v25.4s ### {FP, NEON} ###
|
D | log-cpufeatures | 326 0x~~~~~~~~~~~~~~~~ 7e70eee1 facge d1, d23, d16 // Needs: FP, NEON 327 0x~~~~~~~~~~~~~~~~ 7e21ee24 facge s4, s17, s1 // Needs: FP, NEON 2172 0x~~~~~~~~~~~~~~~~ 6e60ecb2 facge v18.2d, v5.2d, v0.2d // Needs: FP, NEON 2173 0x~~~~~~~~~~~~~~~~ 2e26ed6f facge v15.2s, v11.2s, v6.2s // Needs: FP, NEON 2174 0x~~~~~~~~~~~~~~~~ 6e39ed5e facge v30.4s, v10.4s, v25.4s // Needs: FP, NEON
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Disassembler/AArch64/ |
D | neon-instructions.txt | 183 # CHECK: facge v0.4s, v31.4s, v16.4s 1686 # CHECK: facge s10, s11, s12 1687 # CHECK: facge d20, d21, d22
|
/external/llvm/test/MC/Disassembler/AArch64/ |
D | neon-instructions.txt | 183 # CHECK: facge v0.4s, v31.4s, v16.4s 1686 # CHECK: facge s10, s11, s12 1687 # CHECK: facge d20, d21, d22
|
/external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/AArch64/ |
D | AArch64GenAsmMatcher.inc | 11841 "xtr\004fabd\004fabs\005facge\005facgt\005facle\005faclt\004fadd\005fadd" 12781 …{ 947 /* facge */, AArch64::FACGE16, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasNEON|Feature_HasF… 12782 …{ 947 /* facge */, AArch64::FACGE32, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasNEON, { MCK_FPR32… 12783 …{ 947 /* facge */, AArch64::FACGE64, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasNEON, { MCK_FPR64… 12784 …{ 947 /* facge */, AArch64::FACGE_PPzZZ_H, Convert__SVEPredicateHReg1_0__SVEPredicate3bAnyReg1_1__… 12785 …{ 947 /* facge */, AArch64::FACGE_PPzZZ_S, Convert__SVEPredicateSReg1_0__SVEPredicate3bAnyReg1_1__… 12786 …{ 947 /* facge */, AArch64::FACGE_PPzZZ_D, Convert__SVEPredicateDReg1_0__SVEPredicate3bAnyReg1_1__… 12787 …{ 947 /* facge */, AArch64::FACGEv2f64, Convert__VectorReg1281_0__VectorReg1281_2__VectorReg1281_4… 12788 …{ 947 /* facge */, AArch64::FACGEv4f32, Convert__VectorReg1281_0__VectorReg1281_2__VectorReg1281_4… 12789 …{ 947 /* facge */, AArch64::FACGEv8f16, Convert__VectorReg1281_0__VectorReg1281_2__VectorReg1281_4… [all …]
|