Home
last modified time | relevance | path

Searched refs:max_rl_phase (Results 1 – 1 of 1) sorted by relevance

/external/u-boot/drivers/ddr/marvell/axp/
Dddr3_hw_training.c1087 u32 min_read_sample_delay, max_read_sample_delay, max_rl_phase; in ddr3_odt_read_dynamic_config() local
1103 max_rl_phase = max; in ddr3_odt_read_dynamic_config()
1109 reg |= (((max_read_sample_delay + 4 + (((max_rl_phase + 1) / 2) + 1)) & in ddr3_odt_read_dynamic_config()