Searched refs:next_insn (Results 1 – 4 of 4) sorted by relevance
| /external/igt-gpu-tools/assembler/ |
| D | brw_eu_emit.c | 749 #define next_insn brw_next_insn macro
786 struct brw_instruction *insn = next_insn(p, opcode); in brw_alu1()
798 struct brw_instruction *insn = next_insn(p, opcode); in brw_alu2()
911 struct brw_instruction *insn = next_insn(p, opcode); in brw_alu3()
963 rnd = next_insn(p, BRW_OPCODE_##OP); \
1087 struct brw_instruction *insn = next_insn(p, BRW_OPCODE_NOP); in brw_NOP()
1178 insn = next_insn(p, BRW_OPCODE_IF); in brw_IF()
1222 insn = next_insn(p, BRW_OPCODE_IF); in gen6_IF()
1381 insn = next_insn(p, BRW_OPCODE_ELSE); in brw_ELSE()
1439 insn = next_insn(p, BRW_OPCODE_ENDIF); in brw_ENDIF()
[all …]
|
| /external/mesa3d/src/intel/compiler/ |
| D | brw_eu_emit.c | 693 #define next_insn brw_next_insn macro
713 brw_inst *insn = next_insn(p, opcode); in brw_alu1()
727 brw_inst *insn = next_insn(p, opcode); in brw_alu2()
790 brw_inst *inst = next_insn(p, opcode); in brw_alu3()
1311 brw_inst *insn = next_insn(p, BRW_OPCODE_NOP); in brw_NOP()
1318 brw_inst *insn = next_insn(p, BRW_OPCODE_SYNC); in brw_SYNC()
1403 insn = next_insn(p, BRW_OPCODE_IF); in brw_IF()
1452 insn = next_insn(p, BRW_OPCODE_IF); in gen6_IF()
1606 insn = next_insn(p, BRW_OPCODE_ELSE); in brw_ELSE()
1670 insn = next_insn(p, BRW_OPCODE_ENDIF); in brw_ENDIF()
[all …]
|
| /external/libunwind/src/ia64/ |
| D | Gscript.c | 519 struct ia64_script_insn *ip, *limit, next_insn; in run_script() local
529 next_insn = *ip; in run_script()
534 opc = next_insn.opc; in run_script()
535 dst = next_insn.dst; in run_script()
536 val = next_insn.val; in run_script()
537 next_insn = *ip; in run_script()
|
| /external/v8/src/regexp/ |
| D | regexp-interpreter.cc | 330 next_insn = Load32Aligned(next_pc); \
331 next_handler_addr = dispatch_table[next_insn & BYTECODE_MASK]; \
335 insn = next_insn; \
342 #define DECODE() next_insn = Load32Aligned(next_pc)
345 insn = next_insn; \
455 int32_t next_insn; in RawMatch() local
|