| /external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AArch64/ |
| D | machine-zero-copy-remove.mir | 4 # CHECK: ANDSWri $w0, 1, implicit-def $nzcv
13 $w0 = ANDSWri $w0, 1, implicit-def $nzcv
15 Bcc 1, %bb.2, implicit killed $nzcv
28 # CHECK: ANDSXri $x0, 1, implicit-def $nzcv
37 $x0 = ANDSXri $x0, 1, implicit-def $nzcv
39 Bcc 1, %bb.2, implicit killed $nzcv
52 # CHECK: ADDSWri $w0, 1, 0, implicit-def $nzcv
61 $w0 = ADDSWri $w0, 1, 0, implicit-def $nzcv
63 Bcc 1, %bb.2, implicit killed $nzcv
76 # CHECK: ADDSXri $x0, 1, 0, implicit-def $nzcv
[all …]
|
| D | falkor-hwpf-fix.mir | 19 $wzr = SUBSWri $w0, 0, 0, implicit-def $nzcv
20 Bcc 9, %bb.0, implicit $nzcv
40 $wzr = SUBSWri $w0, 0, 0, implicit-def $nzcv
41 Bcc 9, %bb.0, implicit $nzcv
61 $wzr = SUBSWri $w0, 0, 0, implicit-def $nzcv
62 Bcc 9, %bb.0, implicit $nzcv
82 $wzr = SUBSWri $w0, 0, 0, implicit-def $nzcv
83 Bcc 9, %bb.0, implicit $nzcv
103 $wzr = SUBSWri $w0, 0, 0, implicit-def $nzcv
104 Bcc 9, %bb.0, implicit $nzcv
[all …]
|
| D | ccmp-successor-probs.mir | 9 # CHECK: CCMPXr %5, %4, 0, 10, implicit-def $nzcv, implicit $nzcv
27 %2 = SUBSXrr %1, %0, implicit-def dead $nzcv
28 %3 = SUBSXri $x1, 1, 0, implicit-def dead $nzcv
31 %6 = SUBSXrr $x1, killed %2, implicit-def $nzcv
32 Bcc 11, %bb.2, implicit $nzcv
38 %7 = SUBSXrr %5, %4, implicit-def $nzcv
39 Bcc 12, %bb.2, implicit $nzcv
|
| D | post-ra-machine-sink.mir | 17 $w1 = SUBSWri $w1, 1, 0, implicit-def $nzcv
19 Bcc 11, %bb.1, implicit $nzcv
45 $w1 = SUBSWri $w1, 1, 0, implicit-def $nzcv
47 Bcc 11, %bb.2, implicit $nzcv
74 $w1 = SUBSWri $w1, 1, 0, implicit-def $nzcv
102 $w1 = SUBSWri $w1, 1, 0, implicit-def $nzcv
105 Bcc 11, %bb.2, implicit $nzcv
133 $w1 = SUBSWri $w1, 1, 0, implicit-def $nzcv
135 Bcc 11, %bb.2, implicit $nzcv
166 $w1 = SUBSWri $w1, 1, 0, implicit-def $nzcv
[all …]
|
| D | machine-copy-remove.mir | 266 # CHECK: SUBSWri $w0, 7, 0, implicit-def $nzcv
275 dead $wzr = SUBSWri killed $w0, 7, 0, implicit-def $nzcv
276 Bcc 1, %bb.2, implicit killed $nzcv
292 # CHECK: SUBSXri $x0, 7, 0, implicit-def $nzcv
301 dead $xzr = SUBSXri killed $x0, 7, 0, implicit-def $nzcv
302 Bcc 1, %bb.2, implicit killed $nzcv
318 # CHECK: SUBSXri $x0, 7, 0, implicit-def $nzcv
327 dead $xzr = SUBSXri killed $x0, 7, 0, implicit-def $nzcv
328 Bcc 1, %bb.2, implicit killed $nzcv
344 # CHECK: SUBSWri killed $w0, 7, 0, implicit-def $nzcv
[all …]
|
| D | macro-fusion-last.mir | 8 # NOFUSION: $xzr = SUBSXri killed $x2, 0, 0, implicit-def $nzcv
10 # FUSION: $xzr = SUBSXri killed $x2, 0, 0, implicit-def $nzcv
11 # CHECK: Bcc 1, %bb.1, implicit killed $nzcv
23 $xzr = SUBSXri $x2, 0, 0, implicit-def $nzcv
24 Bcc 1, %bb.1, implicit killed $nzcv
|
| D | scheduledag-constreg.mir | 10 # CHECK: SU(0): dead $wzr = SUBSWri $w1, 0, 0, implicit-def dead $nzcv
16 # CHECK: SU(2): dead $wzr = SUBSWri $w3, 0, 0, implicit-def dead $nzcv
25 dead $wzr = SUBSWri $w1, 0, 0, implicit-def dead $nzcv
27 dead $wzr = SUBSWri $w3, 0, 0, implicit-def dead $nzcv
|
| D | mlicm-stack-write-check.mir | 24 $xzr = SUBSXri $x0, 1, 0, implicit-def $nzcv
25 Bcc 11, %bb.1, implicit $nzcv
|
| D | arm64-regress-opt-cmp.mir | 30 $wzr = SUBSWri killed %1, 0, 0, implicit-def $nzcv
31 Bcc 9, %bb.2.if.end, implicit $nzcv
|
| D | ldst-opt-zr-clobber.mir | 19 dead $xzr = SUBSXri killed $x1, 0, 0, implicit-def $nzcv
20 $w8 = CSINCWr $wzr, $wzr, 1, implicit killed $nzcv
|
| D | machine-combiner.mir | 29 %4 = SUBSWrr %1, %2, implicit-def $nzcv
30 Bcc 13, %bb.2, implicit $nzcv
|
| D | regcoal-physreg.mir | 40 dead $wzr = SUBSWri $w1, 0, 0, implicit-def $nzcv
48 dead $wzr = SUBSWri $w1, 0, 0, implicit-def $nzcv
53 %5 : gpr32 = SUBSWri $w1, 0, 0, implicit-def $nzcv
|
| D | machine-outliner-bad-register.mir | 4 # Ensure that we don't outline from regions where x16, x17, or nzcv are live
137 liveins: $w8, $wzr, $nzcv
145 liveins: $nzcv
|
| D | machine-sink-zr.mir | 35 %3 = SUBSWri %2, 1, 0, implicit-def dead $nzcv
|
| /external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AArch64/GlobalISel/ |
| D | select.mir | 156 # CHECK: $wzr = SUBSWrr %0, %0, implicit-def $nzcv
157 # CHECK: %1:gpr32 = CSINCWr $wzr, $wzr, 1, implicit $nzcv
159 # CHECK: $xzr = SUBSXrr %2, %2, implicit-def $nzcv
160 # CHECK: %3:gpr32 = CSINCWr $wzr, $wzr, 3, implicit $nzcv
162 # CHECK: $xzr = SUBSXrr %4, %4, implicit-def $nzcv
163 # CHECK: %5:gpr32 = CSINCWr $wzr, $wzr, 0, implicit $nzcv
212 # CHECK: FCMPSrr %0, %0, implicit-def $nzcv
213 # CHECK: [[TST_MI:%[0-9]+]]:gpr32 = CSINCWr $wzr, $wzr, 5, implicit $nzcv
214 # CHECK: [[TST_GT:%[0-9]+]]:gpr32 = CSINCWr $wzr, $wzr, 13, implicit $nzcv
217 # CHECK: FCMPDrr %2, %2, implicit-def $nzcv
[all …]
|
| /external/llvm/test/CodeGen/AArch64/ |
| D | arm64-regress-opt-cmp.mir | 31 %wzr = SUBSWri killed %1, 0, 0, implicit-def %nzcv
32 Bcc 9, %bb.2.if.end, implicit %nzcv
|
| /external/v8/src/codegen/arm64/ |
| D | macro-assembler-arm64-inl.h | 86 StatusFlags nzcv, Condition cond) { in Ccmp() argument
89 ConditionalCompareMacro(rn, -operand.ImmediateValue(), nzcv, cond, CCMN); in Ccmp()
91 ConditionalCompareMacro(rn, operand, nzcv, cond, CCMP); in Ccmp()
96 StatusFlags nzcv, Condition cond) { in CcmpTagged() argument
98 Ccmp(rn.W(), operand.ToW(), nzcv, cond); in CcmpTagged()
100 Ccmp(rn, operand, nzcv, cond); in CcmpTagged()
105 StatusFlags nzcv, Condition cond) { in Ccmn() argument
108 ConditionalCompareMacro(rn, -operand.ImmediateValue(), nzcv, cond, CCMP); in Ccmn()
110 ConditionalCompareMacro(rn, operand, nzcv, cond, CCMN); in Ccmn()
528 StatusFlags nzcv, Condition cond) { in Fccmp() argument
[all …]
|
| D | macro-assembler-arm64.h | 1088 inline void Ccmp(const Register& rn, const Operand& operand, StatusFlags nzcv,
1091 StatusFlags nzcv, Condition cond);
1142 inline void Fccmp(const VRegister& fn, const VRegister& fm, StatusFlags nzcv,
1383 StatusFlags nzcv, Condition cond,
1459 inline void Ccmn(const Register& rn, const Operand& operand, StatusFlags nzcv,
|
| D | assembler-arm64.h | 725 void ccmn(const Register& rn, const Operand& operand, StatusFlags nzcv,
729 void ccmp(const Register& rn, const Operand& operand, StatusFlags nzcv,
1694 void fccmp(const VRegister& vn, const VRegister& vm, StatusFlags nzcv,
2164 inline static Instr Nzcv(StatusFlags nzcv);
2454 StatusFlags nzcv, Condition cond,
|
| D | assembler-arm64-inl.h | 982 Instr Assembler::Nzcv(StatusFlags nzcv) {
983 return ((nzcv >> Flags_offset) & 0xf) << Nzcv_offset;
|
| /external/swiftshader/third_party/llvm-7.0/llvm/test/DebugInfo/MIR/AArch64/ |
| D | implicit-def-dead-scope.mir | 201 dead $wzr = SUBSWri killed $w8, 1, 0, implicit-def $nzcv
202 Bcc 1, %bb.4, implicit $nzcv
241 dead $wzr = SUBSWri killed $w8, 0, 0, implicit-def $nzcv
242 $w5 = CSINCWr $wzr, $wzr, 0, implicit killed $nzcv
|
| /external/v8/src/execution/arm64/ |
| D | simulator-arm64.cc | 858 nzcv().SetN(CalcNFlag(result)); in AddWithCarry()
859 nzcv().SetZ(CalcZFlag(result)); in AddWithCarry()
863 nzcv().SetC((left > max_uint_2op) || ((max_uint_2op - left) < right)); in AddWithCarry()
871 nzcv().SetV((left_sign == right_sign) && (left_sign != result_sign)); in AddWithCarry()
891 nzcv().C()); in AddSubWithCarry()
984 nzcv().SetRawValue(FPUnorderedFlag); in FPCompare()
986 nzcv().SetRawValue(FPLessThanFlag); in FPCompare()
988 nzcv().SetRawValue(FPGreaterThanFlag); in FPCompare()
990 nzcv().SetRawValue(FPEqualFlag); in FPCompare()
1396 clr_flag_value, nzcv().N(), nzcv().Z(), nzcv().C(), nzcv().V(), in PrintSystemRegister()
[all …]
|
| /external/vixl/src/aarch64/ |
| D | macro-assembler-aarch64.cc | 1169 StatusFlags nzcv, in Ccmp() argument
1173 ConditionalCompareMacro(rn, -operand.GetImmediate(), nzcv, cond, CCMN); in Ccmp()
1175 ConditionalCompareMacro(rn, operand, nzcv, cond, CCMP); in Ccmp()
1182 StatusFlags nzcv, in Ccmn() argument
1186 ConditionalCompareMacro(rn, -operand.GetImmediate(), nzcv, cond, CCMP); in Ccmn()
1188 ConditionalCompareMacro(rn, operand, nzcv, cond, CCMN); in Ccmn()
1195 StatusFlags nzcv, in ConditionalCompareMacro() argument
1209 ConditionalCompare(rn, operand, nzcv, cond, op); in ConditionalCompareMacro()
1216 ConditionalCompare(rn, temp, nzcv, cond, op); in ConditionalCompareMacro()
|
| D | assembler-aarch64.h | 927 StatusFlags nzcv,
933 StatusFlags nzcv,
2357 StatusFlags nzcv,
2364 StatusFlags nzcv,
2376 StatusFlags nzcv,
3844 static Instr Nzcv(StatusFlags nzcv) { in Nzcv() argument
3845 return ((nzcv >> Flags_offset) & 0xf) << Nzcv_offset; in Nzcv()
4299 StatusFlags nzcv,
|
| /external/v8/src/diagnostics/arm64/ |
| D | disasm-arm64.cc | 3913 int nzcv = (instr->Nzcv() << Flags_offset); in SubstituteImmediateField() local
3914 AppendToOutput("#%c%c%c%c", ((nzcv & NFlag) == 0) ? 'n' : 'N', in SubstituteImmediateField()
3915 ((nzcv & ZFlag) == 0) ? 'z' : 'Z', in SubstituteImmediateField()
3916 ((nzcv & CFlag) == 0) ? 'c' : 'C', in SubstituteImmediateField()
3917 ((nzcv & VFlag) == 0) ? 'v' : 'V'); in SubstituteImmediateField()
|