Home
last modified time | relevance | path

Searched refs:processors (Results 1 – 25 of 500) sorted by relevance

12345678910>>...20

/external/cpuinfo/src/arm/linux/
Dclusters.c59 struct cpuinfo_arm_linux_processor processors[restrict static max_processors]) in cpuinfo_arm_linux_detect_core_clusters_by_heuristic()
101 if (bitmask_all(processors[i].flags, CPUINFO_LINUX_FLAG_VALID)) { in cpuinfo_arm_linux_detect_core_clusters_by_heuristic()
105 expected_cluster_exists = !!(processors[i].flags & CPUINFO_LINUX_FLAG_PACKAGE_CLUSTER); in cpuinfo_arm_linux_detect_core_clusters_by_heuristic()
107 if (processors[i].package_leader_id != i) { in cpuinfo_arm_linux_detect_core_clusters_by_heuristic()
112 i, cluster, cluster_processors[cluster], processors[i].package_leader_id); in cpuinfo_arm_linux_detect_core_clusters_by_heuristic()
133 if ((processors[i].flags & CPUINFO_LINUX_FLAG_PACKAGE_CLUSTER) == 0) { in cpuinfo_arm_linux_detect_core_clusters_by_heuristic()
141 if (processors[i].package_leader_id != cluster_start) { in cpuinfo_arm_linux_detect_core_clusters_by_heuristic()
158 if (processors[i].flags & CPUINFO_LINUX_FLAG_PACKAGE_CLUSTER) { in cpuinfo_arm_linux_detect_core_clusters_by_heuristic()
163 i, processors[i].package_leader_id); in cpuinfo_arm_linux_detect_core_clusters_by_heuristic()
167 if (processors[i].flags & CPUINFO_LINUX_FLAG_MIN_FREQUENCY) { in cpuinfo_arm_linux_detect_core_clusters_by_heuristic()
[all …]
Dmidr.c516 struct cpuinfo_arm_linux_processor processors[restrict static processors_count], in cpuinfo_arm_linux_detect_cluster_midr_by_chipset()
530 …if (cluster_configs[c].cluster_cores[cluster] != processors[cluster_leader].package_processor_coun… in cpuinfo_arm_linux_detect_cluster_midr_by_chipset()
542 if (processors[cluster_leader].flags & CPUINFO_ARM_LINUX_VALID_IMPLEMENTER) { in cpuinfo_arm_linux_detect_cluster_midr_by_chipset()
545 if (processors[cluster_leader].flags & CPUINFO_ARM_LINUX_VALID_VARIANT) { in cpuinfo_arm_linux_detect_cluster_midr_by_chipset()
548 if (processors[cluster_leader].flags & CPUINFO_ARM_LINUX_VALID_PART) { in cpuinfo_arm_linux_detect_cluster_midr_by_chipset()
551 if (processors[cluster_leader].flags & CPUINFO_ARM_LINUX_VALID_REVISION) { in cpuinfo_arm_linux_detect_cluster_midr_by_chipset()
556 … if ((processors[cluster_leader].midr ^ cluster_configs[c].cluster_midr[cluster]) & midr_mask) { in cpuinfo_arm_linux_detect_cluster_midr_by_chipset()
558 processors[cluster_leader].midr, cluster_configs[c].cluster_midr[cluster]); in cpuinfo_arm_linux_detect_cluster_midr_by_chipset()
567 processors[cluster_leader].midr = cluster_configs[c].cluster_midr[cluster]; in cpuinfo_arm_linux_detect_cluster_midr_by_chipset()
568 processors[cluster_leader].flags |= CPUINFO_ARM_LINUX_VALID_MIDR; in cpuinfo_arm_linux_detect_cluster_midr_by_chipset()
[all …]
Dinit.c36 struct cpuinfo_arm_linux_processor* processors) in cluster_siblings_parser() argument
38 processors[processor].flags |= CPUINFO_LINUX_FLAG_PACKAGE_CLUSTER; in cluster_siblings_parser()
39 uint32_t package_leader_id = processors[processor].package_leader_id; in cluster_siblings_parser()
42 if (!bitmask_all(processors[sibling].flags, CPUINFO_LINUX_FLAG_VALID)) { in cluster_siblings_parser()
48 const uint32_t sibling_package_leader_id = processors[sibling].package_leader_id; in cluster_siblings_parser()
53 processors[sibling].package_leader_id = package_leader_id; in cluster_siblings_parser()
54 processors[sibling].flags |= CPUINFO_LINUX_FLAG_PACKAGE_CLUSTER; in cluster_siblings_parser()
57 processors[processor].package_leader_id = package_leader_id; in cluster_siblings_parser()
106 struct cpuinfo_processor* processors = NULL; in cpuinfo_arm_linux_init() local
414 processors = calloc(valid_processors, sizeof(struct cpuinfo_processor)); in cpuinfo_arm_linux_init()
[all …]
Dapi.h261 struct cpuinfo_arm_linux_processor processors[restrict static max_processors_count]);
330 struct cpuinfo_arm_linux_processor processors[restrict static max_processors]);
334 struct cpuinfo_arm_linux_processor processors[restrict static max_processors]);
338 struct cpuinfo_arm_linux_processor processors[restrict static max_processors]);
344 struct cpuinfo_arm_linux_processor processors[restrict static max_processors]);
/external/cpuinfo/src/x86/windows/
Dinit.c33 const struct cpuinfo_processor* processors, in cpuinfo_x86_count_caches() argument
45 const uint32_t apic_id = processors[i].apic_id; in cpuinfo_x86_count_caches()
92 struct cpuinfo_processor* processors = NULL; in cpuinfo_x86_windows_init() local
137processors = HeapAlloc(heap, HEAP_ZERO_MEMORY, processors_count * sizeof(struct cpuinfo_processor)… in cpuinfo_x86_windows_init()
138 if (processors == NULL) { in cpuinfo_x86_windows_init()
206 processors[processor_id].package = (const struct cpuinfo_package*) NULL + package_id; in cpuinfo_x86_windows_init()
207 processors[processor_id].windows_group_id = (uint16_t) group_id; in cpuinfo_x86_windows_init()
208 processors[processor_id].windows_processor_id = (uint16_t) group_processor_id; in cpuinfo_x86_windows_init()
209 processors[processor_id].apic_id = package_apic_id; in cpuinfo_x86_windows_init()
257 if (processors[processor_id].apic_id != current_package_apic_id) { in cpuinfo_x86_windows_init()
[all …]
/external/skqp/src/gpu/
DGrPipeline.cpp20 GrProcessorSet&& processors, in GrPipeline() argument
22 SkASSERT(processors.isFinalized()); in GrPipeline()
39 fXferProcessor = processors.refXferProcessor(); in GrPipeline()
51 fNumColorProcessors = processors.numColorFragmentProcessors(); in GrPipeline()
53 processors.numCoverageFragmentProcessors() + in GrPipeline()
57 for (int i = 0; i < processors.numColorFragmentProcessors(); ++i, ++currFPIdx) { in GrPipeline()
58 fFragmentProcessors[currFPIdx] = processors.detachColorFragmentProcessor(i); in GrPipeline()
63 for (int i = 0; i < processors.numCoverageFragmentProcessors(); ++i, ++currFPIdx) { in GrPipeline()
64 fFragmentProcessors[currFPIdx] = processors.detachCoverageFragmentProcessor(i); in GrPipeline()
/external/jarjar/src/main/com/tonicsystems/jarjar/
DMainProcessor.java58 List<JarProcessor> processors = new ArrayList<JarProcessor>(); in MainProcessor() local
60 processors.add(ManifestProcessor.getInstance()); in MainProcessor()
62 processors.add(kp); in MainProcessor()
63 processors.add(new ZapProcessor(zapList)); in MainProcessor()
66 processors.add(new RemoveAndroidCompatAnnotationsJarTransformer(pr)); in MainProcessor()
68processors.add(new JarTransformerChain(new RemappingClassTransformer[]{ new RemappingClassTransfor… in MainProcessor()
69 processors.add(new ResourceProcessor(pr)); in MainProcessor()
70 chain = new JarProcessorChain(processors.toArray(new JarProcessor[processors.size()])); in MainProcessor()
/external/skia/src/gpu/
DGrPipeline.cpp40 GrPipeline::GrPipeline(const InitArgs& args, GrProcessorSet&& processors, in GrPipeline() argument
42 : GrPipeline(args, processors.refXferProcessor(), appliedClip.hardClip()) { in GrPipeline()
43 SkASSERT(processors.isFinalized()); in GrPipeline()
45 fNumColorProcessors = processors.numColorFragmentProcessors(); in GrPipeline()
47 processors.numCoverageFragmentProcessors() + in GrPipeline()
52 for (int i = 0; i < processors.numColorFragmentProcessors(); ++i, ++currFPIdx) { in GrPipeline()
53 fFragmentProcessors[currFPIdx] = processors.detachColorFragmentProcessor(i); in GrPipeline()
55 for (int i = 0; i < processors.numCoverageFragmentProcessors(); ++i, ++currFPIdx) { in GrPipeline()
56 fFragmentProcessors[currFPIdx] = processors.detachCoverageFragmentProcessor(i); in GrPipeline()
/external/squashfs-tools/squashfs-tools/
Drestore.c54 extern int processors;
96 for(i = 0; i < processors; i++) in restore_thrd()
98 for(i = 0; i < processors; i++) in restore_thrd()
108 for(i = 0; i < processors; i++) in restore_thrd()
110 for(i = 0; i < processors; i++) in restore_thrd()
129 for(i = 0; i < processors; i++) in restore_thrd()
131 for(i = 0; i < processors; i++) in restore_thrd()
/external/cpuinfo/src/x86/linux/
Dcpuinfo.c75 struct cpuinfo_x86_linux_processor* processors; member
146 struct cpuinfo_x86_linux_processor* processors = state->processors; in parse_line() local
149 processor = &processors[processor_index]; in parse_line()
180 processors[new_processor_index].flags |= CPUINFO_LINUX_FLAG_PROC_CPUINFO; in parse_line()
198 struct cpuinfo_x86_linux_processor processors[restrict static max_processors_count]) in cpuinfo_x86_linux_parse_proc_cpuinfo()
203 .processors = processors, in cpuinfo_x86_linux_parse_proc_cpuinfo()
Dinit.c146 struct cpuinfo_processor* processors = NULL; in cpuinfo_x86_linux_init() local
232 processors = calloc(processors_count, sizeof(struct cpuinfo_processor)); in cpuinfo_x86_linux_init()
233 if (processors == NULL) { in cpuinfo_x86_linux_init()
383 processors[processor_index].smt_id = smt_id; in cpuinfo_x86_linux_init()
384 processors[processor_index].core = cores + core_index; in cpuinfo_x86_linux_init()
385 processors[processor_index].cluster = clusters + cluster_index; in cpuinfo_x86_linux_init()
386 processors[processor_index].package = packages + package_index; in cpuinfo_x86_linux_init()
387 processors[processor_index].linux_id = x86_linux_processors[i].linux_id; in cpuinfo_x86_linux_init()
388 processors[processor_index].apic_id = x86_linux_processors[i].apic_id; in cpuinfo_x86_linux_init()
440 linux_cpu_to_processor_map[x86_linux_processors[i].linux_id] = processors + processor_index; in cpuinfo_x86_linux_init()
[all …]
/external/cpuinfo/src/x86/mach/
Dinit.c21 struct cpuinfo_processor* processors = NULL; in cpuinfo_x86_mach_init() local
32 processors = calloc(mach_topology.threads, sizeof(struct cpuinfo_processor)); in cpuinfo_x86_mach_init()
33 if (processors == NULL) { in cpuinfo_x86_mach_init()
116 processors[i].smt_id = smt_id; in cpuinfo_x86_mach_init()
117 processors[i].core = cores + i / threads_per_core; in cpuinfo_x86_mach_init()
118 processors[i].cluster = clusters + i / threads_per_package; in cpuinfo_x86_mach_init()
119 processors[i].package = packages + i / threads_per_package; in cpuinfo_x86_mach_init()
120 processors[i].apic_id = apic_id; in cpuinfo_x86_mach_init()
207 processors[t].cache.l1i = &l1i[t / threads_per_l1]; in cpuinfo_x86_mach_init()
231 processors[t].cache.l1d = &l1d[t / threads_per_l1]; in cpuinfo_x86_mach_init()
[all …]
/external/turbine/java/com/google/turbine/options/
DTurbineOptions.java36 private final ImmutableSet<String> processors; field in TurbineOptions
56 ImmutableSet<String> processors, in TurbineOptions() argument
74 this.processors = checkNotNull(processors, "processors must not be null"); in TurbineOptions()
135 public ImmutableSet<String> processors() { in processors() method in TurbineOptions
136 return processors; in processors()
204 private final ImmutableSet.Builder<String> processors = ImmutableSet.builder(); field in TurbineOptions.Builder
228 processors.build(), in build()
276 public Builder addProcessors(Iterable<String> processors) { in addProcessors() argument
277 this.processors.addAll(processors); in addProcessors()
/external/cpuinfo/src/arm/mach/
Dinit.c243 struct cpuinfo_processor* processors = NULL; in cpuinfo_arm_mach_init() local
253 processors = calloc(mach_topology.threads, sizeof(struct cpuinfo_processor)); in cpuinfo_arm_mach_init()
254 if (processors == NULL) { in cpuinfo_arm_mach_init()
370 processors[i].smt_id = smt_id; in cpuinfo_arm_mach_init()
371 processors[i].core = &cores[core_id]; in cpuinfo_arm_mach_init()
372 processors[i].package = &packages[package_id]; in cpuinfo_arm_mach_init()
405 processors[i].cluster = cores[core_id].cluster; in cpuinfo_arm_mach_init()
468 processors[t].cache.l1i = &l1i[t / threads_per_l1]; in cpuinfo_arm_mach_init()
492 processors[t].cache.l1d = &l1d[t / threads_per_l1]; in cpuinfo_arm_mach_init()
516 processors[t].cache.l2 = &l2[0]; in cpuinfo_arm_mach_init()
[all …]
/external/icu/tools/srcgen/src/main/java/com/android/icu4j/srcgen/
DIcu4jTransform.java35 import com.google.currysrc.processors.AddAnnotation;
36 import com.google.currysrc.processors.AddDefaultConstructor;
37 import com.google.currysrc.processors.HidePublicClasses;
38 import com.google.currysrc.processors.InsertHeader;
39 import com.google.currysrc.processors.ModifyQualifiedNames;
40 import com.google.currysrc.processors.ModifyStringLiterals;
41 import com.google.currysrc.processors.RemoveJavaDocTags;
42 import com.google.currysrc.processors.RenamePackage;
43 import com.google.currysrc.processors.ReplaceTextCommentScanner;
/external/dagger2/javatests/dagger/internal/codegen/
DCompilers.java47 ImmutableList.Builder<Processor> processors = ImmutableList.builder(); in daggerCompiler() local
48 processors.add(new ComponentProcessor(), new AutoAnnotationProcessor()); in daggerCompiler()
49 processors.add(extraProcessors); in daggerCompiler()
50 return javac().withProcessors(processors.build()); in daggerCompiler()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/
DAArch64.td252 "Cortex-A35 ARM processors", [
261 "Cortex-A53 ARM processors", [
275 "Cortex-A55 ARM processors", [
288 "Cortex-A57 ARM processors", [
303 "Cortex-A72 ARM processors", [
313 "Cortex-A73 ARM processors", [
323 "Cortex-A75 ARM processors", [
354 "Samsung Exynos-M1 processors",
369 "Samsung Exynos-M2 processors",
383 "Samsung Exynos-M3 processors",
[all …]
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/
DARM.td225 // Some processors benefit from using NEON instructions for scalar
233 // On some processors, VLDn instructions that access unaligned data take one
239 // Some processors have a nonpipelined VFP coprocessor.
244 // Some processors have FP multiply-accumulate instructions that don't
262 /// processors.
279 // Some processors perform return stack prediction. CodeGen should avoid issue
285 // Some processors have no branch predictor, which changes the expected cost of
448 "Cortex-A5 ARM processors", []>;
450 "Cortex-A7 ARM processors", []>;
452 "Cortex-A8 ARM processors", []>;
[all …]
/external/llvm/lib/Target/ARM/
DARM.td166 // Some processors benefit from using NEON instructions for scalar
173 // On some processors, VLDn instructions that access unaligned data take one
179 // Some processors have a nonpipelined VFP coprocessor.
184 // Some processors have FP multiply-accumulate instructions that don't
202 /// processors.
211 // Some processors perform return stack prediction. CodeGen should avoid issue
315 "Cortex-A5 ARM processors", []>;
317 "Cortex-A7 ARM processors", []>;
319 "Cortex-A8 ARM processors", []>;
321 "Cortex-A9 ARM processors", []>;
[all …]
/external/u-boot/board/freescale/mx6ullevk/
DREADME35 processors/arm-processors/i.mx-applications-processors/i.mx-6-processors/ \
/external/arm-trusted-firmware/docs/plat/
Dimx8.rst4 The i.MX 8 series of applications processors is a feature- and
58 …s://www.nxp.com/products/processors-and-microcontrollers/applications-processors/i.mx-applications…
/external/u-boot/doc/arch/
Darc.rst17 The DesignWare ARC processors are also extendable, allowing designers to add
20 Synopsys' ARC processors have been used by over 170 customers worldwide who
23 All DesignWare ARC processors utilize a 16-/32-bit ISA that provides excellent
32 https://github.com/foss-for-synopsys-dwc-arc-processors/toolchain/releases
/external/icu/tools/srcgen/currysrc/src/main/java/com/google/currysrc/aosp/
DRepackagingTransform.java31 import com.google.currysrc.processors.AddAnnotation;
32 import com.google.currysrc.processors.AddDefaultConstructor;
33 import com.google.currysrc.processors.HidePublicClasses;
34 import com.google.currysrc.processors.InsertHeader;
35 import com.google.currysrc.processors.ModifyQualifiedNames;
36 import com.google.currysrc.processors.ModifyStringLiterals;
37 import com.google.currysrc.processors.RenamePackage;
/external/llvm/lib/Target/AArch64/
DAArch64.td151 "Cortex-A35 ARM processors", [
160 "Cortex-A53 ARM processors", [
173 "Cortex-A57 ARM processors", [
187 "Cortex-A72 ARM processors", [
196 "Cortex-A73 ARM processors", [
219 "Samsung Exynos-M1 processors", [
232 "Qualcomm Kryo processors", [
246 "Broadcom Vulcan processors", [
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Sparc/
DLeonFeatures.td15 // UMAC and SMAC support for LEON3 and LEON4 processors.
23 "Enable UMAC and SMAC for LEON3 and LEON4 processors"
37 "Enable CASA instruction for LEON3 and LEON4 processors"

12345678910>>...20