| /external/u-boot/drivers/ddr/marvell/a38x/ |
| D | ddr3_training_pbs.c | 48 u32 pup = 0, bit = 0, if_id = 0, all_lock = 0, cs_num = 0; in ddr3_tip_pbs() local
86 for (pup = 0; pup < octets_per_if_num; pup++) { in ddr3_tip_pbs()
87 VALIDATE_BUS_ACTIVE(tm->bus_act_mask, pup); in ddr3_tip_pbs()
90 min_adll_per_pup[if_id][pup] = in ddr3_tip_pbs()
92 pup_state[if_id][pup] = 0x3; in ddr3_tip_pbs()
93 adll_shift_lock[if_id][pup] = 1; in ddr3_tip_pbs()
94 max_adll_per_pup[if_id][pup] = 0x0; in ddr3_tip_pbs()
99 for (pup = 0; pup < octets_per_if_num; pup++) { in ddr3_tip_pbs()
100 VALIDATE_BUS_ACTIVE(tm->bus_act_mask, pup); in ddr3_tip_pbs()
106 bit + pup * BUS_WIDTH_IN_BITS], in ddr3_tip_pbs()
[all …]
|
| D | ddr3_training_hw_algo.c | 162 u32 pup = 0, if_id = 0, num_pup = 0, rep = 0; in ddr3_tip_vref() local
184 for (pup = 0; in ddr3_tip_vref()
185 pup < octets_per_if_num; pup++) { in ddr3_tip_vref()
186 current_vref[pup][if_id] = 0; in ddr3_tip_vref()
187 last_vref[pup][if_id] = 0; in ddr3_tip_vref()
188 lim_vref[pup][if_id] = 0; in ddr3_tip_vref()
189 current_valid_window[pup][if_id] = 0; in ddr3_tip_vref()
190 last_valid_window[pup][if_id] = 0; in ddr3_tip_vref()
191 if (vref_window_size[if_id][pup] > in ddr3_tip_vref()
193 pup_st[pup][if_id] = VREF_CONVERGE; in ddr3_tip_vref()
[all …]
|
| D | ddr3_debug.c | 946 u32 pup = 0, start_pup = 0, end_pup = 0; in ddr3_tip_run_sweep_test() local
980 for (pup = start_pup; pup <= end_pup; pup++) { in ddr3_tip_run_sweep_test()
981 ctrl_sweepres[adll][if_id][pup] = in ddr3_tip_run_sweep_test()
997 for (pup = start_pup; pup <= end_pup; pup++) { in ddr3_tip_run_sweep_test()
1007 pup_access, pup, DDR_PHY_DATA, in ddr3_tip_run_sweep_test()
1018 ctrl_sweepres[adll][if_id][pup] in ddr3_tip_run_sweep_test()
1027 pup, in ddr3_tip_run_sweep_test()
1033 + pup])); in ddr3_tip_run_sweep_test()
1045 for (pup = start_pup; pup <= end_pup; pup++) { in ddr3_tip_run_sweep_test()
1046 VALIDATE_BUS_ACTIVE(tm->bus_act_mask, pup); in ddr3_tip_run_sweep_test()
[all …]
|
| /external/u-boot/drivers/ddr/marvell/axp/ |
| D | ddr3_dqs.c | 68 int ddr3_check_window_limits(u32 pup, int high_limit, int low_limit, int is_tx,
297 u32 victim_dq, pup, tmp; in ddr3_find_adll_limits() local
326 for (pup = 0; pup < max_pup; pup++) { in ddr3_find_adll_limits()
327 centralization_low_limit[pup] = ADLL_MIN; in ddr3_find_adll_limits()
328 centralization_high_limit[pup] = ADLL_MAX; in ddr3_find_adll_limits()
342 for (pup = 0; pup < max_pup; pup++) in ddr3_find_adll_limits()
343 pup_mask |= (1 << pup); in ddr3_find_adll_limits()
345 for (pup = 0; pup < max_pup; pup++) { in ddr3_find_adll_limits()
347 analog_pbs_sum[pup][dq][0] = adll_start_val; in ddr3_find_adll_limits()
348 analog_pbs_sum[pup][dq][1] = adll_end_val; in ddr3_find_adll_limits()
[all …]
|
| D | ddr3_pbs.c | 66 static void ddr3_pbs_write_pup_dqs_reg(u32 cs, u32 pup, u32 dqs_delay);
96 u32 pup, dq, pups, cur_max_pup, valid_pup, reg; in ddr3_pbs_tx() local
124 for (pup = 0; pup < pups; pup++) { in ddr3_pbs_tx()
126 skew_sum_array[pup][dq] = 0; in ddr3_pbs_tx()
172 for (pup = 0; pup < cur_max_pup; pup++) { in ddr3_pbs_tx()
175 pup + ecc * in ddr3_pbs_tx()
203 pbs_dq_mapping[pup * in ddr3_pbs_tx()
244 for (pup = 0; pup < cur_max_pup; pup++) { in ddr3_pbs_tx()
250 DEBUG_PBS_D((pup + (ecc * ECC_PUP)), 1); in ddr3_pbs_tx()
265 [((pup) * DQ_NUM) + in ddr3_pbs_tx()
[all …]
|
| D | ddr3_write_leveling.c | 49 static void ddr3_write_ctrl_pup_reg(int bc_acc, u32 pup, u32 reg_addr,
66 u32 reg, phase, delay, cs, pup; in ddr3_write_leveling_hw() local
108 for (pup = 0; in ddr3_write_leveling_hw()
109 pup < dram_info->num_of_total_pups; in ddr3_write_leveling_hw()
110 pup++) { in ddr3_write_leveling_hw()
111 if (pup == dram_info->num_of_std_pups in ddr3_write_leveling_hw()
113 pup = ECC_PUP; in ddr3_write_leveling_hw()
116 pup); in ddr3_write_leveling_hw()
121 dram_info->wl_val[cs][pup][P] = phase; in ddr3_write_leveling_hw()
122 dram_info->wl_val[cs][pup][D] = delay; in ddr3_write_leveling_hw()
[all …]
|
| D | ddr3_read_leveling.c | 91 u32 delay, phase, pup, cs; in ddr3_read_leveling_hw() local
99 for (pup = 0; in ddr3_read_leveling_hw()
100 pup < dram_info->num_of_total_pups; in ddr3_read_leveling_hw()
101 pup++) { in ddr3_read_leveling_hw()
102 if (pup == dram_info->num_of_std_pups in ddr3_read_leveling_hw()
104 pup = ECC_PUP; in ddr3_read_leveling_hw()
107 pup); in ddr3_read_leveling_hw()
111 dram_info->rl_val[cs][pup][P] = phase; in ddr3_read_leveling_hw()
116 dram_info->rl_val[cs][pup][D] = delay; in ddr3_read_leveling_hw()
117 dram_info->rl_val[cs][pup][S] = in ddr3_read_leveling_hw()
[all …]
|
| D | ddr3_sdram.c | 91 static void compare_pattern_v1(u32 uj, u32 *pup, u32 *pattern, in compare_pattern_v1() argument
100 if (((sdram_data[uj]) != (pattern[uj])) && (*pup != 0xFF)) { in compare_pattern_v1()
107 *pup |= (1 << (uk + (PUP_NUM_32BIT * in compare_pattern_v1()
129 static void compare_pattern_v2(u32 uj, u32 *pup, u32 *pattern) in compare_pattern_v2() argument
136 if (((sdram_data[uj]) != (pattern[uj])) && (*pup != 0x3)) { in compare_pattern_v2()
143 *pup |= (1 << (uk % PUP_NUM_16BIT)); in compare_pattern_v2()
225 u32 pup = 0; in ddr3_sdram_dm_compare() local
239 compare_pattern_v1(uj, &pup, pattern, pup_groups, 0); in ddr3_sdram_dm_compare()
258 *new_locked_pup |= pup; in ddr3_sdram_dm_compare()
291 u32 ui, dq, pup; in ddr3_sdram_pbs_compare() local
[all …]
|
| D | ddr3_hw_training.c | 547 void ddr3_write_pup_reg(u32 mode, u32 cs, u32 pup, u32 phase, u32 delay) in ddr3_write_pup_reg() argument
551 if (pup == PUP_BC) in ddr3_write_pup_reg()
554 reg |= (pup << REG_PHY_PUP_OFFS); in ddr3_write_pup_reg()
575 if (pup == PUP_BC) in ddr3_write_pup_reg()
578 reg |= (pup << REG_PHY_PUP_OFFS); in ddr3_write_pup_reg()
597 u32 ddr3_read_pup_reg(u32 mode, u32 cs, u32 pup) in ddr3_read_pup_reg() argument
601 reg = (pup << REG_PHY_PUP_OFFS) | in ddr3_read_pup_reg()
697 u32 val, pup, tmp_cs, cs, i, dq; in ddr3_save_training() local
718 for (pup = 0; pup < dram_info->num_of_total_pups; in ddr3_save_training()
719 pup++) { in ddr3_save_training()
[all …]
|
| D | ddr3_hw_training.h | 326 void ddr3_write_pup_reg(u32 mode, u32 cs, u32 pup, u32 phase, u32 delay);
327 u32 ddr3_read_pup_reg(u32 mode, u32 cs, u32 pup);
|
| /external/iproute2/lib/ |
| D | ll_proto.c | 37 __PF(PUP,pup)
|
| /external/clang/test/Parser/ |
| D | MicrosoftExtensions.c | 85 int * __uptr pup;
|
| /external/ImageMagick/PerlMagick/t/reference/write/composite/ |
| D | Plus.miff | 41 …��x���w��u��}t��yu��xt��zr��|t���w���|���x���x��¬�����mtk�szo�tzp�syo�rvo�pup�qvp�puo�osn�ovo�lwp…
|
| D | Add.miff | 89 …��x���w��u��}t��yu��xt��zr��|t���w���|���x���x��¬�����mtk�szo�tzp�syo�rvo�pup�qvp�puo�osn�ovo�lwp…
|
| /external/libnl/lib/ |
| D | utils.c | 749 __ADD(ETH_P_PUP,pup)
|
| /external/iproute2/bash-completion/ |
| D | tc | 132 ppp_mp ppp_ses ppptalk pup pupat rarp sca snap tipc tr_802_2 \
|
| /external/python/cpython2/Modules/zlib/ |
| D | ChangeLog | 1109 - added amiga/Makefile.pup for Amiga powerUP SAS/C PPC (Andreas Kleinert)
|
| /external/cldr/tools/java/org/unicode/cldr/util/data/ |
| D | iso-639-3_Name_Index.tab | 5662 pup Pulabu Pulabu
|
| D | iso-639-3.tab | 5418 pup I L Pulabu
|
| D | language-subtag-registry | 29426 Subtag: pup
|
| /external/jline/src/src/test/resources/jline/example/ |
| D | english.gz | 1Aarhus
2Aaron
3Ababa
4aback
5abaft
6abandon
7abandoned
8abandoning
9abandonment
10 ... |
| /external/icu/icu4j/main/shared/data/ |
| D | Transliterator_Han_Latin_Definition.txt | 21360 小狗 < pup;
35984 小狗 > pup;
|
| /external/kotlinx.coroutines/benchmarks/src/jmh/resources/ |
| D | ospd.txt.gz | |
| /external/cldr/tools/java/org/unicode/cldr/util/data/transforms/ |
| D | internal_raw_IPA-old.txt | 153360 poop %19442 pup
157942 pup %23432 pəp
|
| D | internal_raw_IPA.txt | 128678 poop %31384 pup
132437 pup %33280 pəp
|