Home
last modified time | relevance | path

Searched refs:rb_aligned (Results 1 – 6 of 6) sorted by relevance

/external/mesa3d/src/amd/common/
Dac_surface.c71 bool rb_aligned; member
97 bool rb_aligned; member
127 unsigned bpp, unsigned swizzle_mode, bool rb_aligned, in ac_compute_dcc_retile_tile_indices() argument
136 key.rb_aligned = rb_aligned; in ac_compute_dcc_retile_tile_indices()
149 din.dccKeyFlags.rbAligned = rb_aligned; in ac_compute_dcc_retile_tile_indices()
180 addrin.dccKeyFlags.rbAligned = rb_aligned; in ac_compute_dcc_retile_tile_indices()
246 unsigned retile_height, bool rb_aligned, in ac_compute_dcc_retile_map() argument
260 key.rb_aligned = rb_aligned; in ac_compute_dcc_retile_map()
276 addrlib, info, in->bpp, in->swizzleMode, rb_aligned, pipe_aligned); in ac_compute_dcc_retile_map()
1325 const struct radeon_surf *surf, bool rb_aligned, in is_dcc_supported_by_DCN() argument
[all …]
Dac_surface.h143 unsigned rb_aligned : 1; /* optimal for RBs */ member
/external/mesa3d/src/amd/vulkan/
Dradv_image.c692 .rb_aligned = 1, in si_set_mutable_tex_desc_fields()
721 .rb_aligned = 1, in si_set_mutable_tex_desc_fields()
730 S_008F24_META_RB_ALIGNED(meta.rb_aligned); in si_set_mutable_tex_desc_fields()
Dradv_device.c6747 .rb_aligned = 1, in radv_initialise_color_surface()
6756 S_028C74_RB_ALIGNED(meta.rb_aligned) | in radv_initialise_color_surface()
/external/mesa3d/src/gallium/drivers/radeonsi/
Dsi_descriptors.c373 .rb_aligned = 1, in si_set_mutable_tex_desc_fields()
411 .rb_aligned = 1, in si_set_mutable_tex_desc_fields()
420 S_008F24_META_RB_ALIGNED(meta.rb_aligned); in si_set_mutable_tex_desc_fields()
Dsi_state.c3002 .rb_aligned = 1, in si_emit_framebuffer_state()
3018 S_028C74_RB_ALIGNED(meta.rb_aligned) | in si_emit_framebuffer_state()