Home
last modified time | relevance | path

Searched refs:sdram_offset (Results 1 – 6 of 6) sorted by relevance

/external/u-boot/drivers/ddr/marvell/axp/
Dddr3_hw_training.c700 u32 *sdram_offset = (u32 *)RESUME_TRAINING_VALUES_ADDR; in ddr3_save_training() local
744 (*sdram_offset) = val; in ddr3_save_training()
745 crc += *sdram_offset; in ddr3_save_training()
746 sdram_offset++; in ddr3_save_training()
755 *sdram_offset = val; in ddr3_save_training()
756 crc += *sdram_offset; in ddr3_save_training()
757 sdram_offset++; in ddr3_save_training()
764 *sdram_offset = reg_read(REG_READ_DATA_SAMPLE_DELAYS_ADDR); in ddr3_save_training()
765 crc += *sdram_offset; in ddr3_save_training()
766 sdram_offset++; in ddr3_save_training()
[all …]
Dddr3_sdram.c165 u32 pattern_len, u32 sdram_offset, int write, in ddr3_sdram_compare() argument
184 ddr3_dram_sram_burst((u32)pattern, sdram_offset, pattern_len); in ddr3_sdram_compare()
186 ddr3_dram_sram_burst(sdram_offset, (u32)sdram_data, pattern_len); in ddr3_sdram_compare()
221 u32 sdram_offset) in ddr3_sdram_dm_compare() argument
293 u32 sdram_offset, pup_groups, tmp_pup; in ddr3_sdram_pbs_compare() local
318 sdram_offset = SDRAM_PBS_I_OFFS + pbs_pattern_idx * SDRAM_PBS_NEXT_OFFS; in ddr3_sdram_pbs_compare()
329 ddr3_dram_sram_burst((u32)pattern_ptr, sdram_offset, in ddr3_sdram_pbs_compare()
333 ddr3_dram_sram_read(sdram_offset, (u32)sdram_data, LEN_PBS_PATTERN); in ddr3_sdram_pbs_compare()
443 u32 pattern_len, u32 sdram_offset, in ddr3_sdram_direct_compare() argument
449 sdram_addr = (u32 *)sdram_offset; in ddr3_sdram_direct_compare()
[all …]
Dddr3_dqs.c309 u32 sdram_offset; in ddr3_find_adll_limits() local
337 sdram_offset = cs_count * (SDRAM_CS_SIZE + 1); in ddr3_find_adll_limits()
338 sdram_offset += ((is_tx == 1) ? in ddr3_find_adll_limits()
416 sdram_offset + in ddr3_find_adll_limits()
961 u32 sdram_offset; in ddr3_special_pattern_i_search() local
979 sdram_offset = cs * SDRAM_CS_SIZE + SDRAM_DQS_RX_OFFS + in ddr3_special_pattern_i_search()
1007 sdram_offset, 0, in ddr3_special_pattern_i_search()
1122 u32 sdram_offset; in ddr3_special_pattern_ii_search() local
1135 sdram_offset = cs * SDRAM_CS_SIZE + SDRAM_DQS_RX_OFFS; in ddr3_special_pattern_ii_search()
1164 sdram_offset, 0, 0, NULL, 0)) in ddr3_special_pattern_ii_search()
Dddr3_hw_training.h336 u32 pattern_len, u32 sdram_offset, int write,
341 u32 sdram_offset, int write, int mask,
346 u32 pattern_len, u32 sdram_offset, int write,
351 u32 sdram_offset);
Dddr3_read_leveling.c404 repeat_max_cnt, sdram_offset, locked_sum; in ddr3_read_leveling_single_cs_rl_mode() local
456 sdram_offset = cs * (SDRAM_CS_SIZE + 1) + SDRAM_RL_OFFS; in ddr3_read_leveling_single_cs_rl_mode()
461 sdram_offset, 0, 0, NULL, 0)) in ddr3_read_leveling_single_cs_rl_mode()
756 repeat_max_cnt, sdram_offset, final_sum, locked_sum; in ddr3_read_leveling_single_cs_window_mode() local
810 sdram_offset = cs * (SDRAM_CS_SIZE + 1) + SDRAM_RL_OFFS; in ddr3_read_leveling_single_cs_window_mode()
815 sdram_offset, 0, 0, NULL, 0)) in ddr3_read_leveling_single_cs_window_mode()
Dddr3_write_leveling.c186 u32 cs, cnt, pup_num, sum, phase, delay, max_pup_num, pup, sdram_offset; in ddr3_wl_supplement() local
263 sdram_offset = in ddr3_wl_supplement()
268 sdram_offset, in ddr3_wl_supplement()
274 ddr3_dram_sram_burst(sdram_offset, in ddr3_wl_supplement()