Searched refs:setRegAllocationHint (Results 1 – 10 of 10) sorted by relevance
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/ |
D | SIShrinkInstructions.cpp | 370 MRI.setRegAllocationHint(Dest->getReg(), 0, Src0->getReg()); in runOnMachineFunction() 371 MRI.setRegAllocationHint(Src0->getReg(), 0, Dest->getReg()); in runOnMachineFunction() 440 MRI.setRegAllocationHint(MI.getOperand(0).getReg(), 0, AMDGPU::VCC); in runOnMachineFunction() 456 MRI.setRegAllocationHint(SReg, 0, AMDGPU::VCC); in runOnMachineFunction() 474 MRI.setRegAllocationHint(SDst->getReg(), 0, AMDGPU::VCC); in runOnMachineFunction() 482 MRI.setRegAllocationHint(Src2->getReg(), 0, AMDGPU::VCC); in runOnMachineFunction()
|
D | SIInstrInfo.cpp | 4979 MRI.setRegAllocationHint(UnusedCarry, 0, AMDGPU::VCC); in getAddNoCarry()
|
/external/llvm/lib/Target/AMDGPU/ |
D | SIShrinkInstructions.cpp | 284 MRI.setRegAllocationHint(Dest.getReg(), 0, Src0.getReg()); in runOnMachineFunction() 338 MRI.setRegAllocationHint(MI.getOperand(0).getReg(), 0, AMDGPU::VCC); in runOnMachineFunction() 354 MRI.setRegAllocationHint(SReg, 0, AMDGPU::VCC); in runOnMachineFunction()
|
/external/llvm/lib/CodeGen/ |
D | CalcSpillWeights.cpp | 210 mri.setRegAllocationHint(li.reg, 0, hint); in calculateSpillWeightAndHint()
|
/external/llvm/include/llvm/CodeGen/ |
D | MachineRegisterInfo.h | 670 void setRegAllocationHint(unsigned VReg, unsigned Type, unsigned PrefReg) { in setRegAllocationHint() function 679 setRegAllocationHint(VReg, /*Type=*/0, PrefReg); in setSimpleHint()
|
/external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/CodeGen/ |
D | MachineRegisterInfo.h | 755 void setRegAllocationHint(unsigned VReg, unsigned Type, unsigned PrefReg) { in setRegAllocationHint() function 772 setRegAllocationHint(VReg, /*Type=*/0, PrefReg); in setSimpleHint()
|
/external/llvm/lib/Target/ARM/ |
D | ARMBaseRegisterInfo.cpp | 325 MRI->setRegAllocationHint(OtherReg, Hint.first, NewReg); in updateRegAllocHint() 327 MRI->setRegAllocationHint(NewReg, in updateRegAllocHint()
|
D | ARMLoadStoreOptimizer.cpp | 2270 MRI->setRegAllocationHint(FirstReg, ARMRI::RegPairEven, SecondReg); in RescheduleOps() 2271 MRI->setRegAllocationHint(SecondReg, ARMRI::RegPairOdd, FirstReg); in RescheduleOps()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/ |
D | ARMBaseRegisterInfo.cpp | 353 MRI->setRegAllocationHint(OtherReg, Hint.first, NewReg); in updateRegAllocHint() 355 MRI->setRegAllocationHint(NewReg, in updateRegAllocHint()
|
D | ARMLoadStoreOptimizer.cpp | 2316 MRI->setRegAllocationHint(FirstReg, ARMRI::RegPairEven, SecondReg); in RescheduleOps() 2317 MRI->setRegAllocationHint(SecondReg, ARMRI::RegPairOdd, FirstReg); in RescheduleOps()
|