Home
last modified time | relevance | path

Searched refs:simd_size (Results 1 – 11 of 11) sorted by relevance

/external/mesa3d/src/mesa/drivers/dri/i965/
Dbrw_cs.h34 unsigned simd_size; member
Dbrw_cs.c57 params.simd_size = in brw_cs_get_parameters()
60 params.threads = DIV_ROUND_UP(params.group_size, params.simd_size); in brw_cs_get_parameters()
DgenX_state_upload.c4385 cs_params.simd_size);
4500 brw_cs_right_mask(cs_params.group_size, cs_params.simd_size);
4505 ggw.SIMDSize = cs_params.simd_size / 16;
/external/mesa3d/src/intel/compiler/
Dbrw_compiler.h1588 brw_cs_right_mask(unsigned group_size, unsigned simd_size) in brw_cs_right_mask() argument
1590 const uint32_t remainder = group_size & (simd_size - 1); in brw_cs_right_mask()
1594 return ~0u >> (32 - simd_size); in brw_cs_right_mask()
/external/libcxx/include/experimental/
Dsimd53 template <class T, class Abi = simd_abi::compatible<T>> struct simd_size;
55 inline constexpr size_t simd_size_v = simd_size<T, Abi>::value;
1049 struct simd_size;
1052 struct simd_size<_Tp, __simd_abi<__kind, _Np>>
1065 _LIBCPP_INLINE_VAR constexpr size_t simd_size_v = simd_size<_Tp, _Abi>::value;
1132 fixed_size_simd<_Tp, simd_size<_Tp, _Abi>::value>
1136 fixed_size_simd_mask<_Tp, simd_size<_Tp, _Abi>::value>
1159 array<_SimdType, simd_size<typename _SimdType::value_type, _Abi>::value /
1164 array<_SimdType, simd_size<typename _SimdType::value_type, _Abi>::value /
1169 simd<_Tp, abi_for_size_t<_Tp, __variadic_sum(simd_size<_Tp, _Abis>::value...)>>
[all …]
/external/mesa3d/src/intel/vulkan/
Danv_pipeline.c1822 cs_params.simd_size = in anv_cs_parameters()
1825 cs_params.threads = DIV_ROUND_UP(cs_params.group_size, cs_params.simd_size); in anv_cs_parameters()
DgenX_pipeline.c2368 pipeline->cs_right_mask = brw_cs_right_mask(cs_params.group_size, cs_params.simd_size);
2425 brw_cs_prog_data_prog_offset(cs_prog_data, cs_params.simd_size),
Danv_private.h3587 uint32_t simd_size; member
DgenX_cmd_buffer.c4551 ggw.SIMDSize = cs_params.simd_size / 16; in emit_gpgpu_walker()
/external/mesa3d/src/gallium/drivers/iris/
Diris_state.c6711 const unsigned simd_size = in iris_upload_gpgpu_walker() local
6713 const unsigned threads = DIV_ROUND_UP(group_size, simd_size); in iris_upload_gpgpu_walker()
6799 KSP(shader) + brw_cs_prog_data_prog_offset(cs_prog_data, simd_size); in iris_upload_gpgpu_walker()
6820 const uint32_t right_mask = brw_cs_right_mask(group_size, simd_size); in iris_upload_gpgpu_walker()
6824 ggw.SIMDSize = simd_size / 16; in iris_upload_gpgpu_walker()
/external/mesa3d/docs/relnotes/
D20.2.0.rst1041 - intel/fs: Add helper to get prog_offset and simd_size