Home
last modified time | relevance | path

Searched refs:spsr_und (Results 1 – 10 of 10) sorted by relevance

/external/arm-trusted-firmware/include/arch/aarch32/
Dsmccc_macros.S79 mrs r9, spsr_und
221 msr spsr_und, r9
Dsmccc_helpers.h67 u_register_t spsr_und; member
/external/llvm/test/MC/ARM/
Dmove-banked-regs.s83 mrs r12, spsr_und
193 msr spsr_und, r12
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/ARM/
Dmove-banked-regs.s83 mrs r12, spsr_und
193 msr spsr_und, r12
/external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/ARM/
DARMGenSystemRegister.inc35 spsr_und = 32,
118 { "spsr_und", 0x36 }, // 30
/external/arm-trusted-firmware/lib/el3_runtime/aarch64/
Dcontext.S78 mrs x12, spsr_und
176 msr spsr_und, x12
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/
DARMSystemRegister.td154 def : BankedReg<"spsr_und", 0x36>;
/external/arm-trusted-firmware/bl31/aarch64/
Dcrash_reporting.S297 mrs x11, spsr_und
/external/capstone/suite/MC/AArch64/
Dbasic-a64-instructions.s.cs1572 0x4c,0x43,0x1c,0xd5 = msr spsr_und, x12
1884 0x49,0x43,0x3c,0xd5 = mrs x9, spsr_und
/external/arm-trusted-firmware/docs/design/
Dfirmware-design.rst1226 spsr_und :0x0000000000000000