/external/mesa3d/src/gallium/drivers/svga/ |
D | svga_screen_cache.c | 128 unsigned surf_size; in svga_screen_cache_lookup() local 145 surf_size = svga_surface_size(&entry->key); in svga_screen_cache_lookup() 146 assert(surf_size <= cache->total_size); in svga_screen_cache_lookup() 147 if (surf_size > cache->total_size) in svga_screen_cache_lookup() 150 cache->total_size -= surf_size; in svga_screen_cache_lookup() 221 unsigned surf_size; in svga_screen_cache_add() local 228 surf_size = svga_surface_size(key); in svga_screen_cache_add() 233 if (surf_size >= SVGA_HOST_SURFACE_CACHE_BYTES) { in svga_screen_cache_add() 240 if (cache->total_size + surf_size > SVGA_HOST_SURFACE_CACHE_BYTES) { in svga_screen_cache_add() 245 unsigned target_size = SVGA_HOST_SURFACE_CACHE_BYTES - surf_size; in svga_screen_cache_add() [all …]
|
D | svga_winsys.h | 608 unsigned surf_size, SVGA3dSurfaceAllFlags flags);
|
/external/mesa3d/src/gallium/winsys/svga/drm/ |
D | vmw_surface.c | 40 unsigned surf_size, SVGA3dSurfaceAllFlags flags) in vmw_svga_winsys_surface_init() argument 87 memset(data, 0, surf_size + sizeof(SVGA3dDXSOState)); in vmw_svga_winsys_surface_init() 90 memset(data, 0, surf_size); in vmw_svga_winsys_surface_init()
|
D | vmw_surface.h | 102 unsigned surf_size, SVGA3dSurfaceAllFlags flags);
|
/external/mesa3d/src/gallium/winsys/radeon/drm/ |
D | radeon_drm_surface.c | 148 surf_drm->bo_size = surf_ws->surf_size; in surf_winsys_to_drm() 190 surf_ws->surf_size = surf_drm->bo_size; in surf_drm_to_winsys() 406 surf_ws->fmask_size = fmask.surf_size; in radeon_winsys_surface_init() 439 surf_ws->total_size = surf_ws->surf_size; in radeon_winsys_surface_init()
|
/external/mesa3d/src/amd/common/ |
D | ac_surface.c | 539 surf_level->offset = align64(surf->surf_size, AddrSurfInfoOut->baseAlign); in gfx6_compute_level() 563 surf->surf_size = surf_level->offset + AddrSurfInfoOut->surfSize; in gfx6_compute_level() 1036 surf->surf_size = 0; in gfx6_compute_surface() 1189 surf->dcc_size = align64(surf->surf_size >> 8, surf->dcc_alignment * 4); in gfx6_compute_surface() 1198 const unsigned total_pixels = surf->surf_size / surf->bpe; in gfx6_compute_surface() 1384 surf->u.gfx9.stencil_offset = align(surf->surf_size, out.baseAlign); in gfx9_compute_miptree() 1385 surf->surf_size = surf->u.gfx9.stencil_offset + out.surfSize; in gfx9_compute_miptree() 1401 surf->surf_size = out.surfSize; in gfx9_compute_miptree() 1418 surf->surf_size = surf->u.gfx9.surf_slice_size * in->numSlices; in gfx9_compute_miptree() 1941 surf->surf_size = 0; in gfx9_compute_surface() [all …]
|
D | ac_surface.h | 231 uint64_t surf_size; member
|
/external/mesa3d/docs/relnotes/ |
D | 20.1.4.rst | 96 - ac/surface: adapt surf_size when modifying surf_pitch
|
D | 20.2.0.rst | 3742 - ac/surface: adapt surf_size when modifying surf_pitch
|
/external/mesa3d/src/gallium/drivers/r600/ |
D | radeon_video.c | 185 off += surfaces[i]->surf_size; in rvid_join_surfaces()
|
D | r600_test_dma.c | 294 rctx->clear_buffer(ctx, dst, 0, rdst->surface.surf_size, 0, true); in r600_test_dma()
|
D | r600_texture.c | 657 out->size = fmask.surf_size; in r600_texture_get_fmask_info() 843 rtex->surface.surf_size, rtex->surface.surf_alignment, rtex->surface.u.legacy.bankw, in r600_print_texture_info() 927 rtex->size = rtex->surface.surf_size; in r600_texture_create_object()
|
/external/mesa3d/src/gallium/drivers/radeonsi/ |
D | si_test_dma.c | 294 si_clear_buffer(sctx, dst, 0, sdst->surface.surf_size, &zero, 4, SI_COHERENCY_SHADER, false); in si_test_dma()
|
D | cik_sdma.c | 398 if (start_linear_address < 0 || end_linear_address > linear->surface.surf_size) in cik_sdma_copy_texture()
|
D | si_texture.c | 846 tex->surface.surf_size, tex->surface.u.gfx9.surf_slice_size, in si_print_texture_info() 893 tex->surface.surf_size, tex->surface.surf_alignment, tex->surface.u.legacy.bankw, in si_print_texture_info()
|
/external/mesa3d/src/gallium/drivers/iris/ |
D | iris_state.c | 2201 const unsigned surf_size = 4 * GENX(RENDER_SURFACE_STATE_length); in alloc_surface_states() local 2204 STATIC_ASSERT(surf_size == SURFACE_STATE_ALIGNMENT); in alloc_surface_states() 2212 surf_state->cpu = calloc(surf_state->num_states, surf_size); in alloc_surface_states() 2226 const unsigned surf_size = 4 * GENX(RENDER_SURFACE_STATE_length); in upload_surface_states() local 2227 const unsigned bytes = surf_state->num_states * surf_size; in upload_surface_states()
|
/external/mesa3d/src/amd/vulkan/ |
D | radv_image.c | 1388 assert(image->planes[0].surface.surf_size); in radv_image_create_layout()
|