Home
last modified time | relevance | path

Searched refs:sys_clk (Results 1 – 25 of 44) sorted by relevance

12

/external/u-boot/arch/arm/dts/
Duniphier-pxs3.dtsi42 clocks = <&sys_clk 33>;
51 clocks = <&sys_clk 33>;
60 clocks = <&sys_clk 33>;
69 clocks = <&sys_clk 33>;
362 clocks = <&sys_clk 4>;
486 sys_clk: clock { label
509 clocks = <&sys_clk 6>;
530 clocks = <&sys_clk 7>;
552 clocks = <&sys_clk 12>, <&sys_clk 12>, <&sys_clk 12>;
571 clocks = <&sys_clk 12>;
[all …]
Duniphier-pxs2.dtsi24 clocks = <&sys_clk 32>;
35 clocks = <&sys_clk 32>;
46 clocks = <&sys_clk 32>;
57 clocks = <&sys_clk 32>;
268 clocks = <&sys_clk 40>;
545 sys_clk: clock { label
571 clocks = <&sys_clk 6>;
593 clocks = <&sys_clk 14>, <&sys_clk 14>, <&sys_clk 14>;
612 clocks = <&sys_clk 14>;
621 clocks = <&sys_clk 14>;
[all …]
Duniphier-pro4.dtsi343 clocks = <&sys_clk 8>, <&mio_clk 7>, <&mio_clk 8>,
359 clocks = <&sys_clk 8>, <&mio_clk 7>, <&mio_clk 9>,
463 sys_clk: clock { label
482 clocks = <&sys_clk 12>, <&sys_clk 6>, <&sys_clk 7>,
483 <&sys_clk 10>;
505 clocks = <&sys_clk 12>, <&sys_clk 12>, <&sys_clk 12>;
522 clocks = <&sys_clk 12>, <&sys_clk 14>;
532 clocks = <&sys_clk 12>, <&sys_clk 14>;
543 clocks = <&sys_clk 12>, <&sys_clk 14>;
577 clocks = <&sys_clk 12>, <&sys_clk 12>, <&sys_clk 12>;
[all …]
Duniphier-ld20.dtsi46 clocks = <&sys_clk 32>;
56 clocks = <&sys_clk 32>;
66 clocks = <&sys_clk 33>;
76 clocks = <&sys_clk 33>;
348 clocks = <&sys_clk 40>;
408 clocks = <&sys_clk 41>, <&sys_clk 42>;
568 clocks = <&sys_clk 4>;
688 sys_clk: clock { label
718 clocks = <&sys_clk 6>;
741 clocks = <&sys_clk 14>, <&sys_clk 14>, <&sys_clk 14>;
[all …]
Duniphier-ld11.dtsi36 clocks = <&sys_clk 33>;
45 clocks = <&sys_clk 33>;
227 clocks = <&sys_clk 40>;
287 clocks = <&sys_clk 41>, <&sys_clk 42>;
442 clocks = <&sys_clk 4>;
462 clocks = <&sys_clk 8>, <&mio_clk 7>, <&mio_clk 8>,
478 clocks = <&sys_clk 8>, <&mio_clk 7>, <&mio_clk 9>,
494 clocks = <&sys_clk 8>, <&mio_clk 7>, <&mio_clk 10>,
590 sys_clk: clock { label
611 clocks = <&sys_clk 6>;
[all …]
Duniphier-sld8.dtsi297 clocks = <&sys_clk 8>, <&mio_clk 7>, <&mio_clk 8>,
311 clocks = <&sys_clk 8>, <&mio_clk 7>, <&mio_clk 9>,
325 clocks = <&sys_clk 8>, <&mio_clk 7>, <&mio_clk 10>,
394 sys_clk: clock { label
414 clocks = <&sys_clk 2>, <&sys_clk 3>, <&sys_clk 3>;
Duniphier-ld4.dtsi293 clocks = <&sys_clk 8>, <&mio_clk 7>, <&mio_clk 8>,
307 clocks = <&sys_clk 8>, <&mio_clk 7>, <&mio_clk 9>,
321 clocks = <&sys_clk 8>, <&mio_clk 7>, <&mio_clk 10>,
390 sys_clk: clock { label
410 clocks = <&sys_clk 2>, <&sys_clk 3>, <&sys_clk 3>;
Duniphier-pro5.dtsi21 clocks = <&sys_clk 32>;
31 clocks = <&sys_clk 32>;
445 sys_clk: clock { label
501 clocks = <&sys_clk 2>, <&sys_clk 3>, <&sys_clk 3>;
/external/u-boot/arch/arm/mach-at91/
Dclock.c58 void at91_system_clk_enable(int sys_clk) in at91_system_clk_enable() argument
62 writel(sys_clk, &pmc->scer); in at91_system_clk_enable()
65 void at91_system_clk_disable(int sys_clk) in at91_system_clk_disable() argument
69 writel(sys_clk, &pmc->scdr); in at91_system_clk_disable()
/external/u-boot/board/freescale/p1022ds/
Dspl_minimal.c22 u32 plat_ratio, sys_clk, bus_clk; in board_init_f() local
35 sys_clk = sysclk_tbl[px_spd & PIXIS_SPD_SYSCLK_MASK]; in board_init_f()
37 bus_clk = sys_clk * plat_ratio / 2; in board_init_f()
Dspl.c35 u32 plat_ratio, sys_clk, bus_clk; in board_init_f() local
55 sys_clk = sysclk_tbl[px_spd & PIXIS_SPD_SYSCLK_MASK]; in board_init_f()
57 bus_clk = sys_clk * plat_ratio / 2; in board_init_f()
/external/u-boot/board/freescale/t4rdb/
Dspl.c42 u32 plat_ratio, sys_clk, ccb_clk; in board_init_f() local
57 sys_clk = get_board_sys_clk(); in board_init_f()
59 ccb_clk = sys_clk * plat_ratio / 2; in board_init_f()
/external/u-boot/board/freescale/b4860qds/
Dspl.c56 u32 plat_ratio, sys_clk, uart_clk; in board_init_f() local
71 sys_clk = get_board_sys_clk(); in board_init_f()
73 uart_clk = sys_clk * plat_ratio / 2; in board_init_f()
/external/u-boot/board/freescale/t208xrdb/
Dspl.c36 u32 plat_ratio, sys_clk, ccb_clk; in board_init_f() local
48 sys_clk = get_board_sys_clk(); in board_init_f()
50 ccb_clk = sys_clk * plat_ratio / 2; in board_init_f()
/external/u-boot/board/freescale/t208xqds/
Dspl.c66 u32 plat_ratio, sys_clk, ccb_clk; in board_init_f() local
78 sys_clk = get_board_sys_clk(); in board_init_f()
80 ccb_clk = sys_clk * plat_ratio / 2; in board_init_f()
/external/u-boot/board/freescale/t4qds/
Dspl.c67 u32 plat_ratio, sys_clk, ccb_clk; in board_init_f() local
90 sys_clk = get_board_sys_clk(); in board_init_f()
92 ccb_clk = sys_clk * plat_ratio / 2; in board_init_f()
/external/u-boot/board/freescale/t104xrdb/
Dspl.c38 u32 plat_ratio, sys_clk, uart_clk; in board_init_f() local
78 sys_clk = get_board_sys_clk(); in board_init_f()
80 uart_clk = sys_clk * plat_ratio / 2; in board_init_f()
/external/u-boot/board/freescale/t102xrdb/
Dspl.c61 u32 plat_ratio, sys_clk, ccb_clk; in board_init_f() local
79 sys_clk = get_board_sys_clk(); in board_init_f()
81 ccb_clk = sys_clk * plat_ratio / 2; in board_init_f()
/external/u-boot/board/freescale/t102xqds/
Dspl.c66 u32 plat_ratio, sys_clk, ccb_clk; in board_init_f() local
92 sys_clk = get_board_sys_clk(); in board_init_f()
94 ccb_clk = sys_clk * plat_ratio / 2; in board_init_f()
/external/u-boot/drivers/clk/mtmips/
Dclk-mt7628.c36 int sys_clk; member
67 return priv->sys_clk; in mt7628_clk_get_rate()
141 priv->sys_clk = priv->cpu_clk / 3; in mt7628_clk_probe()
/external/u-boot/board/ti/ks2_evm/
Dboard_k2hk.c15 [sys_clk] = 122880000,
28 case sys_clk: in get_external_clk()
/external/u-boot/arch/arm/mach-at91/include/mach/
Dclk.h132 void at91_system_clk_enable(int sys_clk);
133 void at91_system_clk_disable(int sys_clk);
/external/u-boot/drivers/video/rockchip/
Drk_mipi.h16 u32 sys_clk; member
/external/u-boot/arch/mips/dts/
Dmscc,servalt.dtsi40 sys_clk: sys-clk { label
140 clocks = <&sys_clk>;
Dmscc,luton.dtsi28 sys_clk: sys-clk { label
78 clocks = <&sys_clk>;

12