Home
last modified time | relevance | path

Searched refs:tess_offchip_block_dw_size (Results 1 – 9 of 9) sorted by relevance

/external/mesa3d/src/amd/vulkan/
Dradv_shader.h149 uint32_t tess_offchip_block_dw_size; member
548 unsigned tess_offchip_block_dw_size, in get_tcs_num_patches() argument
580 num_patches = MIN2(num_patches, (tess_offchip_block_dw_size * 4) / output_patch_size); in get_tcs_num_patches()
Dradv_shader.c1304 options->tess_offchip_block_dw_size = device->tess_offchip_block_dw_size; in shader_variant_compile()
Dradv_private.h781 uint32_t tess_offchip_block_dw_size; member
Dradv_device.c2829 device->tess_offchip_block_dw_size = in radv_CreateDevice()
3320 if (device->tess_offchip_block_dw_size == 4096) { in radv_get_hs_offchip_param()
3324 assert(device->tess_offchip_block_dw_size == 8192); in radv_get_hs_offchip_param()
3638 queue->device->tess_offchip_block_dw_size * 4; in radv_get_preamble_cs()
Dradv_nir_to_llvm.c3949 ctx.args->options->tess_offchip_block_dw_size, in ac_translate_nir_to_llvm()
/external/mesa3d/src/gallium/drivers/radeonsi/
Dsi_pipe.c1148 sscreen->tess_offchip_block_dw_size = 4096; in radeonsi_screen_create_impl()
1151 sscreen->tess_offchip_block_dw_size = 8192; in radeonsi_screen_create_impl()
1156 sscreen->tess_offchip_ring_size = max_offchip_buffers * sscreen->tess_offchip_block_dw_size * 4; in radeonsi_screen_create_impl()
Dsi_pipe.h512 unsigned tess_offchip_block_dw_size; member
Dsi_state_draw.c158 MIN2(*num_patches, (sctx->screen->tess_offchip_block_dw_size * 4) / output_patch_size); in si_emit_derived_tess_state()
/external/mesa3d/src/amd/compiler/
Daco_instruction_selection_setup.cpp468 ctx->args->options->tess_offchip_block_dw_size, in setup_tcs_info()