/external/llvm/test/CodeGen/AArch64/ |
D | xbfiz.ll | 21 ; CHECK: ubfiz x0, x0, #36, #11 29 ; CHECK: ubfiz w0, w0, #6, #24 37 ; CHECK: ubfiz x0, x0, #36, #11 45 ; CHECK: ubfiz w0, w0, #6, #24 51 ; Check that we don't generate a ubfiz if the lsl has more than one 52 ; use, since we'd just be replacing an and with a ubfiz.
|
D | fast-isel-shift.ll | 96 ; CHECK: ubfiz {{w[0-9]*}}, {{w[0-9]*}}, #4, #1 112 ; CHECK: ubfiz {{w[0-9]*}}, {{w[0-9]*}}, #4, #1 128 ; CHECK: ubfiz {{x[0-9]*}}, {{x[0-9]*}}, #4, #1 153 ; CHECK: ubfiz {{w[0-9]*}}, {{w[0-9]*}}, #4, #4 160 ; CHECK: ubfiz {{w[0-9]*}}, {{w[0-9]*}}, #4, #8 176 ; CHECK: ubfiz {{w[0-9]*}}, {{w[0-9]*}}, #4, #8 192 ; CHECK: ubfiz {{x[0-9]*}}, {{x[0-9]*}}, #4, #8 217 ; CHECK: ubfiz {{w[0-9]*}}, {{w[0-9]*}}, #8, #8 224 ; CHECK: ubfiz {{w[0-9]*}}, {{w[0-9]*}}, #8, #16 240 ; CHECK: ubfiz {{x[0-9]*}}, {{x[0-9]*}}, #8, #16 [all …]
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AArch64/ |
D | xbfiz.ll | 21 ; CHECK: ubfiz x0, x0, #36, #11 29 ; CHECK: ubfiz w0, w0, #6, #24 37 ; CHECK: ubfiz x0, x0, #36, #11 45 ; CHECK: ubfiz w0, w0, #6, #24 51 ; Check that we don't generate a ubfiz if the lsl has more than one 52 ; use, since we'd just be replacing an and with a ubfiz.
|
D | fast-isel-shift.ll | 96 ; CHECK: ubfiz {{w[0-9]*}}, {{w[0-9]*}}, #4, #1 112 ; CHECK: ubfiz {{w[0-9]*}}, {{w[0-9]*}}, #4, #1 128 ; CHECK: ubfiz {{x[0-9]*}}, {{x[0-9]*}}, #4, #1 153 ; CHECK: ubfiz {{w[0-9]*}}, {{w[0-9]*}}, #4, #4 160 ; CHECK: ubfiz {{w[0-9]*}}, {{w[0-9]*}}, #4, #8 176 ; CHECK: ubfiz {{w[0-9]*}}, {{w[0-9]*}}, #4, #8 192 ; CHECK: ubfiz {{x[0-9]*}}, {{x[0-9]*}}, #4, #8 217 ; CHECK: ubfiz {{w[0-9]*}}, {{w[0-9]*}}, #8, #8 224 ; CHECK: ubfiz {{w[0-9]*}}, {{w[0-9]*}}, #8, #16 240 ; CHECK: ubfiz {{x[0-9]*}}, {{x[0-9]*}}, #8, #16 [all …]
|
/external/llvm/test/MC/AArch64/ |
D | arm64-bitfield-encoding.s | 16 ubfiz wzr, w0, #31, #1 17 ubfiz xzr, x0, #31, #1 28 ; CHECK: ubfiz xzr, x0, #31, #1 ; encoding: [0x1f,0x00,0x61,0xd3]
|
D | basic-a64-diagnostics.s | 1023 ubfiz w1, w2, #0, #0 1024 ubfiz wsp, w9, #0, #1 1025 ubfiz w9, w10, #32, #1 1026 ubfiz w11, w12, #32, #0 1027 ubfiz w9, w10, #10, #23 1028 ubfiz x3, x5, #12, #53 1029 ubfiz sp, x3, #7, #6 1030 ubfiz w3, wsp, #10, #8
|
D | basic-a64-instructions.s | 1100 ubfiz w9, w10, #0, #1 1101 ubfiz x2, x3, #63, #1 1102 ubfiz x19, x20, #0, #64 1103 ubfiz x9, x10, #5, #59 1104 ubfiz w9, w10, #0, #32 1105 ubfiz w11, w12, #31, #1 1106 ubfiz w13, w14, #29, #3 1107 ubfiz xzr, xzr, #10, #11
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/AArch64/ |
D | arm64-bitfield-encoding.s | 16 ubfiz wzr, w0, #31, #1 17 ubfiz xzr, x0, #31, #1 28 ; CHECK: ubfiz xzr, x0, #31, #1 ; encoding: [0x1f,0x00,0x61,0xd3]
|
D | basic-a64-diagnostics.s | 1028 ubfiz w1, w2, #0, #0 1029 ubfiz wsp, w9, #0, #1 1030 ubfiz w9, w10, #32, #1 1031 ubfiz w11, w12, #32, #0 1032 ubfiz w9, w10, #10, #23 1033 ubfiz x3, x5, #12, #53 1034 ubfiz sp, x3, #7, #6 1035 ubfiz w3, wsp, #10, #8
|
D | basic-a64-instructions.s | 1100 ubfiz w9, w10, #0, #1 1101 ubfiz x2, x3, #63, #1 1102 ubfiz x19, x20, #0, #64 1103 ubfiz x9, x10, #5, #59 1104 ubfiz w9, w10, #0, #32 1105 ubfiz w11, w12, #31, #1 1106 ubfiz w13, w14, #29, #3 1107 ubfiz xzr, xzr, #10, #11
|
/external/capstone/suite/MC/AArch64/ |
D | basic-a64-instructions.s.cs | 453 0x49,0x01,0x00,0x53 = ubfiz w9, w10, #0, #1 454 0x62,0x00,0x41,0xd3 = ubfiz x2, x3, #63, #1 455 0x93,0xfe,0x40,0xd3 = ubfiz x19, x20, #0, #64 456 0x49,0xe9,0x7b,0xd3 = ubfiz x9, x10, #5, #59 457 0x49,0x7d,0x00,0x53 = ubfiz w9, w10, #0, #32 458 0x8b,0x01,0x01,0x53 = ubfiz w11, w12, #31, #1 459 0xcd,0x09,0x03,0x53 = ubfiz w13, w14, #29, #3 460 0xff,0x2b,0x76,0xd3 = ubfiz xzr, xzr, #10, #11
|
/external/v8/src/codegen/arm64/ |
D | macro-assembler-arm64-inl.h | 981 ubfiz(rd, rn, lsb, width); in Ubfiz()
|
D | assembler-arm64.h | 661 void ubfiz(const Register& rd, const Register& rn, int lsb, int width) { in ubfiz() function
|
/external/vixl/test/aarch64/ |
D | test-disasm-aarch64.cc | 540 COMPARE(ubfiz(w17, w18, 9, 12), "ubfiz w17, w18, #9, #12"); in TEST() 541 COMPARE(ubfiz(x19, x20, 10, 11), "ubfiz x19, x20, #10, #11"); in TEST()
|
D | test-trace-aarch64.cc | 355 __ ubfiz(w24, w25, 10, 11); in GenerateTestSequenceBase() local 356 __ ubfiz(x26, x27, 12, 13); in GenerateTestSequenceBase() local
|
D | test-cpu-features-aarch64.cc | 514 TEST_NONE(ubfiz_0, ubfiz(w0, w1, 10, 9)) 515 TEST_NONE(ubfiz_1, ubfiz(x0, x1, 13, 49))
|
/external/llvm/test/MC/Disassembler/AArch64/ |
D | basic-a64-instructions.txt | 615 # CHECK: ubfiz x4, x5, #52, #11 617 # CHECK: ubfiz x4, xzr, #1, #6 753 # CHECK: ubfiz xzr, xzr, #10, #11
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Disassembler/AArch64/ |
D | basic-a64-instructions.txt | 616 # CHECK: ubfiz x4, x5, #52, #11 618 # CHECK: ubfiz x4, xzr, #1, #6 754 # CHECK: ubfiz xzr, xzr, #10, #11
|
/external/vixl/src/aarch64/ |
D | assembler-aarch64.h | 841 void ubfiz(const Register& rd, in ubfiz() function
|
D | macro-assembler-aarch64.h | 2500 ubfiz(rd, rn, lsb, width); in Ubfiz()
|
/external/vixl/test/test-trace-reference/ |
D | log-disasm | 302 0x~~~~~~~~~~~~~~~~ 53162b38 ubfiz w24, w25, #10, #11 303 0x~~~~~~~~~~~~~~~~ d374337a ubfiz x26, x27, #12, #13
|
D | log-disasm-colour | 302 0x~~~~~~~~~~~~~~~~ 53162b38 ubfiz w24, w25, #10, #11 303 0x~~~~~~~~~~~~~~~~ d374337a ubfiz x26, x27, #12, #13
|
D | log-cpufeatures-custom | 302 0x~~~~~~~~~~~~~~~~ 53162b38 ubfiz w24, w25, #10, #11 303 0x~~~~~~~~~~~~~~~~ d374337a ubfiz x26, x27, #12, #13
|
D | log-cpufeatures | 302 0x~~~~~~~~~~~~~~~~ 53162b38 ubfiz w24, w25, #10, #11 303 0x~~~~~~~~~~~~~~~~ d374337a ubfiz x26, x27, #12, #13
|
D | log-cpufeatures-colour | 302 0x~~~~~~~~~~~~~~~~ 53162b38 ubfiz w24, w25, #10, #11 303 0x~~~~~~~~~~~~~~~~ d374337a ubfiz x26, x27, #12, #13
|