/external/arm-optimized-routines/math/ |
D | v_cos.c | 59 n = v_fma_f64 (InvPi, r + HalfPi, Shift); in V_NAME() 65 r = v_fma_f64 (-Pi1, n, r); in V_NAME() 66 r = v_fma_f64 (-Pi2, n, r); in V_NAME() 67 r = v_fma_f64 (-Pi3, n, r); in V_NAME() 71 y = v_fma_f64 (C7, r2, C6); in V_NAME() 72 y = v_fma_f64 (y, r2, C5); in V_NAME() 73 y = v_fma_f64 (y, r2, C4); in V_NAME() 74 y = v_fma_f64 (y, r2, C3); in V_NAME() 75 y = v_fma_f64 (y, r2, C2); in V_NAME() 76 y = v_fma_f64 (y, r2, C1); in V_NAME() [all …]
|
D | v_sin.c | 59 n = v_fma_f64 (InvPi, r, Shift); in V_NAME() 64 r = v_fma_f64 (-Pi1, n, r); in V_NAME() 65 r = v_fma_f64 (-Pi2, n, r); in V_NAME() 66 r = v_fma_f64 (-Pi3, n, r); in V_NAME() 70 y = v_fma_f64 (C7, r2, C6); in V_NAME() 71 y = v_fma_f64 (y, r2, C5); in V_NAME() 72 y = v_fma_f64 (y, r2, C4); in V_NAME() 73 y = v_fma_f64 (y, r2, C3); in V_NAME() 74 y = v_fma_f64 (y, r2, C2); in V_NAME() 75 y = v_fma_f64 (y, r2, C1); in V_NAME() [all …]
|
D | v_exp.c | 53 v_f64_t r0 = v_fma_f64 (y, s2, s2) * s1; in specialcase() 67 z = v_fma_f64 (x, InvLn2, Shift); in V_NAME() 73 r = v_fma_f64 (-Ln2hi, n, r); in V_NAME() 74 r = v_fma_f64 (-Ln2lo, n, r); in V_NAME() 81 y = v_fma_f64 (C2, r, C1); in V_NAME() 82 y = v_fma_f64 (C3, r2, y); in V_NAME() 83 y = v_fma_f64 (y, r2, r); in V_NAME() 91 return v_fma_f64 (y, s, s); in V_NAME()
|
D | v_log.c | 86 r = v_fma_f64 (z, e.invc, v_f64 (-1.0)); in V_NAME() 90 hi = v_fma_f64 (kd, Ln2, e.logc + r); in V_NAME() 93 y = v_fma_f64 (A3, r, A2); in V_NAME() 94 p = v_fma_f64 (A1, r, A0); in V_NAME() 95 y = v_fma_f64 (A4, r2, y); in V_NAME() 96 y = v_fma_f64 (y, r2, p); in V_NAME() 97 y = v_fma_f64 (y, r2, hi); in V_NAME()
|
D | v_math.h | 300 v_fma_f64 (v_f64_t x, v_f64_t y, v_f64_t z) in v_fma_f64() function 573 v_fma_f64 (v_f64_t x, v_f64_t y, v_f64_t z) in v_fma_f64() function
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AMDGPU/ |
D | fma.f64.ll | 10 ; SI: v_fma_f64 {{v\[[0-9]+:[0-9]+\], v\[[0-9]+:[0-9]+\], v\[[0-9]+:[0-9]+\], v\[[0-9]+:[0-9]+\]}} 22 ; SI: v_fma_f64 23 ; SI: v_fma_f64 35 ; SI: v_fma_f64 36 ; SI: v_fma_f64 37 ; SI: v_fma_f64 38 ; SI: v_fma_f64
|
D | fmuladd.f64.ll | 9 ; GCN: v_fma_f64 {{v\[[0-9]+:[0-9]+\], v\[[0-9]+:[0-9]+\], v\[[0-9]+:[0-9]+\], v\[[0-9]+:[0-9]+\]}} 21 ; GCN-CONTRACT: v_fma_f64 {{v\[[0-9]+:[0-9]+\], v\[[0-9]+:[0-9]+\], v\[[0-9]+:[0-9]+\], v\[[0-9]+:[… 43 ; GCN-CONTRACT: v_fma_f64 [[RESULT:v\[[0-9]+:[0-9]+\]]], [[R1]], 2.0, [[R2]] 71 ; GCN-CONTRACT: v_fma_f64 [[RESULT:v\[[0-9]+:[0-9]+\]]], [[R1]], 2.0, [[R2]] 96 ; GCN-CONTRACT: v_fma_f64 v{{\[[0-9]+:[0-9]+\]}}, v{{\[[0-9]+:[0-9]+\]}}, v{{\[[0-9]+:[0-9]+\]}}, -… 119 ; GCN-CONTRACT: v_fma_f64 141 ; GCN-CONTRACT: v_fma_f64 160 ; GCN: v_fma_f64
|
D | fma-combine.ll | 19 ; SI: v_fma_f64 [[RESULT:v\[[0-9]+:[0-9]+\]]], [[A]], [[B]], [[C]] 44 ; SI-DAG: v_fma_f64 [[RESULT0:v\[[0-9]+:[0-9]+\]]], [[A]], [[B]], [[C]] 45 ; SI-DAG: v_fma_f64 [[RESULT1:v\[[0-9]+:[0-9]+\]]], [[A]], [[B]], [[D]] 76 ; SI: v_fma_f64 [[RESULT:v\[[0-9]+:[0-9]+\]]], [[A]], [[B]], [[C]] 100 ; SI: v_fma_f64 [[RESULT:v\[[0-9]+:[0-9]+\]]], [[A]], [[B]], -[[C]] 125 ; SI-DAG: v_fma_f64 [[RESULT0:v\[[0-9]+:[0-9]+\]]], [[A]], [[B]], -[[C]] 126 ; SI-DAG: v_fma_f64 [[RESULT1:v\[[0-9]+:[0-9]+\]]], [[A]], [[B]], -[[D]] 157 ; SI: v_fma_f64 [[RESULT:v\[[0-9]+:[0-9]+\]]], -[[A]], [[B]], [[C]] 182 ; SI-DAG: v_fma_f64 [[RESULT0:v\[[0-9]+:[0-9]+\]]], -[[A]], [[B]], [[C]] 183 ; SI-DAG: v_fma_f64 [[RESULT1:v\[[0-9]+:[0-9]+\]]], -[[A]], [[B]], [[D]] [all …]
|
D | fdiv.f64.ll | 22 ; GCN-DAG: v_fma_f64 [[FMA0:v\[[0-9]+:[0-9]+\]]], -[[SCALE0]], [[RCP_SCALE0]], 1.0 23 ; GCN-DAG: v_fma_f64 [[FMA1:v\[[0-9]+:[0-9]+\]]], [[RCP_SCALE0]], [[FMA0]], [[RCP_SCALE0]] 24 ; GCN-DAG: v_fma_f64 [[FMA2:v\[[0-9]+:[0-9]+\]]], -[[SCALE0]], [[FMA1]], 1.0 25 ; GCN-DAG: v_fma_f64 [[FMA3:v\[[0-9]+:[0-9]+\]]], [[FMA1]], [[FMA2]], [[FMA1]] 27 ; GCN-DAG: v_fma_f64 [[FMA4:v\[[0-9]+:[0-9]+\]]], -[[SCALE0]], [[MUL]], [[SCALE1]]
|
D | fp_to_sint.f64.ll | 46 ; CI-DAG: v_fma_f64 [[FMA:v\[[0-9]+:[0-9]+\]]], [[FLOOR]], s{{\[[0-9]+}}:[[K1_HI]]{{\]}}, [[TRUNC]]
|
D | fp_to_uint.f64.ll | 46 ; CI-DAG: v_fma_f64 [[FMA:v\[[0-9]+:[0-9]+\]]], [[FLOOR]], s{{\[[0-9]+}}:[[K1_HI]]{{\]}}, [[TRUNC]]
|
D | use-sgpr-multiple-times.ll | 249 ; GCN: v_fma_f64 [[RESULT0:v\[[0-9]+:[0-9]+\]]], [[SGPR0]], v{{\[}}[[VS1_SUB0]]:[[VS1_SUB1]]{{\]}},… 253 ; GCN: v_fma_f64 [[RESULT1:v\[[0-9]+:[0-9]+\]]], [[SGPR0]], v{{\[}}[[VS1_SUB0]]:[[VS1_SUB1]]{{\]}},…
|
D | frem.ll | 71 ; GCN: v_fma_f64
|
/external/llvm/test/CodeGen/AMDGPU/ |
D | fma.f64.ll | 10 ; SI: v_fma_f64 {{v\[[0-9]+:[0-9]+\], v\[[0-9]+:[0-9]+\], v\[[0-9]+:[0-9]+\], v\[[0-9]+:[0-9]+\]}} 22 ; SI: v_fma_f64 23 ; SI: v_fma_f64 35 ; SI: v_fma_f64 36 ; SI: v_fma_f64 37 ; SI: v_fma_f64 38 ; SI: v_fma_f64
|
D | fma-combine.ll | 14 ; SI: v_fma_f64 [[RESULT:v\[[0-9]+:[0-9]+\]]], [[A]], [[B]], [[C]] 39 ; SI-DAG: v_fma_f64 [[RESULT0:v\[[0-9]+:[0-9]+\]]], [[A]], [[B]], [[C]] 40 ; SI-DAG: v_fma_f64 [[RESULT1:v\[[0-9]+:[0-9]+\]]], [[A]], [[B]], [[D]] 71 ; SI: v_fma_f64 [[RESULT:v\[[0-9]+:[0-9]+\]]], [[A]], [[B]], [[C]] 95 ; SI: v_fma_f64 [[RESULT:v\[[0-9]+:[0-9]+\]]], [[A]], [[B]], -[[C]] 120 ; SI-DAG: v_fma_f64 [[RESULT0:v\[[0-9]+:[0-9]+\]]], [[A]], [[B]], -[[C]] 121 ; SI-DAG: v_fma_f64 [[RESULT1:v\[[0-9]+:[0-9]+\]]], [[A]], [[B]], -[[D]] 152 ; SI: v_fma_f64 [[RESULT:v\[[0-9]+:[0-9]+\]]], -[[A]], [[B]], [[C]] 177 ; SI-DAG: v_fma_f64 [[RESULT0:v\[[0-9]+:[0-9]+\]]], -[[A]], [[B]], [[C]] 178 ; SI-DAG: v_fma_f64 [[RESULT1:v\[[0-9]+:[0-9]+\]]], -[[A]], [[B]], [[D]] [all …]
|
D | fdiv.f64.ll | 22 ; COMMON-DAG: v_fma_f64 [[FMA0:v\[[0-9]+:[0-9]+\]]], -[[SCALE0]], [[RCP_SCALE0]], 1.0 23 ; COMMON-DAG: v_fma_f64 [[FMA1:v\[[0-9]+:[0-9]+\]]], [[RCP_SCALE0]], [[FMA0]], [[RCP_SCALE0]] 24 ; COMMON-DAG: v_fma_f64 [[FMA2:v\[[0-9]+:[0-9]+\]]], -[[SCALE0]], [[FMA1]], 1.0 25 ; COMMON-DAG: v_fma_f64 [[FMA3:v\[[0-9]+:[0-9]+\]]], [[FMA1]], [[FMA2]], [[FMA1]] 27 ; COMMON-DAG: v_fma_f64 [[FMA4:v\[[0-9]+:[0-9]+\]]], -[[SCALE0]], [[MUL]], [[SCALE1]]
|
D | fp_to_sint.f64.ll | 45 ; CI-DAG: v_fma_f64 [[FMA:v\[[0-9]+:[0-9]+\]]], [[FLOOR]], s{{\[[0-9]+}}:[[K1_HI]]{{\]}}, [[TRUNC]]
|
D | fp_to_uint.f64.ll | 45 ; CI-DAG: v_fma_f64 [[FMA:v\[[0-9]+:[0-9]+\]]], [[FLOOR]], s{{\[[0-9]+}}:[[K1_HI]]{{\]}}, [[TRUNC]]
|
D | use-sgpr-multiple-times.ll | 253 ; GCN: v_fma_f64 [[RESULT0:v\[[0-9]+:[0-9]+\]]], v{{\[}}[[VS1_SUB0]]:[[VS1_SUB1]]{{\]}}, [[SGPR0]],… 257 ; GCN: v_fma_f64 [[RESULT1:v\[[0-9]+:[0-9]+\]]], [[SGPR0]], v{{\[}}[[VS1_SUB0]]:[[VS1_SUB1]]{{\]}},…
|
D | frem.ll | 72 ; GCN: v_fma_f64
|
D | fmuladd.ll | 22 ; CHECK: v_fma_f64 {{v\[[0-9]+:[0-9]+\], v\[[0-9]+:[0-9]+\], v\[[0-9]+:[0-9]+\], v\[[0-9]+:[0-9]+\]…
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/AMDGPU/ |
D | gfx7_asm_all.s | 43032 v_fma_f64 v[5:6], v[1:2], v[2:3], v[3:4] label 43035 v_fma_f64 v[254:255], v[1:2], v[2:3], v[3:4] label 43038 v_fma_f64 v[5:6], v[254:255], v[2:3], v[3:4] label 43041 v_fma_f64 v[5:6], s[2:3], v[2:3], v[3:4] label 43044 v_fma_f64 v[5:6], s[4:5], v[2:3], v[3:4] label 43047 v_fma_f64 v[5:6], s[102:103], v[2:3], v[3:4] label 43050 v_fma_f64 v[5:6], flat_scratch, v[2:3], v[3:4] label 43053 v_fma_f64 v[5:6], vcc, v[2:3], v[3:4] label 43056 v_fma_f64 v[5:6], tba, v[2:3], v[3:4] label 43059 v_fma_f64 v[5:6], tma, v[2:3], v[3:4] label [all …]
|
D | gfx8_asm_all.s | 46194 v_fma_f64 v[5:6], v[1:2], v[2:3], v[3:4] label 46197 v_fma_f64 v[254:255], v[1:2], v[2:3], v[3:4] label 46200 v_fma_f64 v[5:6], v[254:255], v[2:3], v[3:4] label 46203 v_fma_f64 v[5:6], s[2:3], v[2:3], v[3:4] label 46206 v_fma_f64 v[5:6], s[4:5], v[2:3], v[3:4] label 46209 v_fma_f64 v[5:6], s[100:101], v[2:3], v[3:4] label 46212 v_fma_f64 v[5:6], flat_scratch, v[2:3], v[3:4] label 46215 v_fma_f64 v[5:6], vcc, v[2:3], v[3:4] label 46218 v_fma_f64 v[5:6], tba, v[2:3], v[3:4] label 46221 v_fma_f64 v[5:6], tma, v[2:3], v[3:4] label [all …]
|
D | gfx9_asm_all.s | 39079 v_fma_f64 v[5:6], v[1:2], v[2:3], v[3:4] label 39082 v_fma_f64 v[254:255], v[1:2], v[2:3], v[3:4] label 39085 v_fma_f64 v[5:6], v[254:255], v[2:3], v[3:4] label 39088 v_fma_f64 v[5:6], s[2:3], v[2:3], v[3:4] label 39091 v_fma_f64 v[5:6], s[4:5], v[2:3], v[3:4] label 39094 v_fma_f64 v[5:6], s[100:101], v[2:3], v[3:4] label 39097 v_fma_f64 v[5:6], flat_scratch, v[2:3], v[3:4] label 39100 v_fma_f64 v[5:6], vcc, v[2:3], v[3:4] label 39103 v_fma_f64 v[5:6], exec, v[2:3], v[3:4] label 39106 v_fma_f64 v[5:6], 0, v[2:3], v[3:4] label [all …]
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/ |
D | VOP3Instructions.td | 294 def V_FMA_F64 : VOP3Inst <"v_fma_f64", VOP3_Profile<VOP_F64_F64_F64_F64>, fma>;
|