Searched refs:vaddfp (Results 1 – 12 of 12) sorted by relevance
/external/llvm/test/CodeGen/PowerPC/ |
D | unal-altivec.ll | 46 ; CHECK-DAG: vaddfp {{[0-9]+}}, [[R1]], [[CNST]] 47 ; CHECK-DAG: vaddfp {{[0-9]+}}, [[R2]], [[CNST]]
|
/external/capstone/suite/MC/PowerPC/ |
D | ppc64-encoding-vmx.s.cs | 143 0x10,0x43,0x20,0x0a = vaddfp 2, 3, 4
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/PowerPC/ |
D | unal-altivec.ll | 40 ; CHECK-DAG: vaddfp {{[0-9]+}}, [[R1]], [[CNST]]
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/PowerPC/ |
D | ppc64-encoding-vmx.s | 619 # CHECK-BE: vaddfp 2, 3, 4 # encoding: [0x10,0x43,0x20,0x0a] 620 # CHECK-LE: vaddfp 2, 3, 4 # encoding: [0x0a,0x20,0x43,0x10] 621 vaddfp 2, 3, 4
|
/external/llvm/test/MC/PowerPC/ |
D | ppc64-encoding-vmx.s | 613 # CHECK-BE: vaddfp 2, 3, 4 # encoding: [0x10,0x43,0x20,0x0a] 614 # CHECK-LE: vaddfp 2, 3, 4 # encoding: [0x0a,0x20,0x43,0x10] 615 vaddfp 2, 3, 4
|
/external/llvm/test/MC/Disassembler/PowerPC/ |
D | ppc64-encoding-vmx.txt | 561 # CHECK: vaddfp 2, 3, 4
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Disassembler/PowerPC/ |
D | ppc64-encoding-vmx.txt | 561 # CHECK: vaddfp 2, 3, 4
|
/external/v8/src/codegen/ppc/ |
D | constants-ppc.h | 2253 V(vaddfp, VADDFP, 0x1000000A) \
|
/external/v8/src/compiler/backend/ppc/ |
D | code-generator-ppc.cc | 2409 __ vaddfp(i.OutputSimd128Register(), i.InputSimd128Register(0), in AssembleArchInstruction() local 2430 __ vaddfp(dst, kScratchDoubleReg, dst); in AssembleArchInstruction() local
|
/external/llvm/lib/Target/PowerPC/ |
D | PPCInstrAltivec.td | 487 "vaddfp $vD, $vA, $vB", IIC_VecFP,
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/PowerPC/ |
D | PPCInstrAltivec.td | 488 "vaddfp $vD, $vA, $vB", IIC_VecFP,
|
/external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/PowerPC/ |
D | PPCGenAsmMatcher.inc | 4326 "dcuw\010vaddecuq\010vaddeuqm\006vaddfp\007vaddsbs\007vaddshs\007vaddsws" 6426 …{ 10310 /* vaddfp */, PPC::VADDFP, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, 0, { MCK_RegVRRC, …
|