Home
last modified time | relevance | path

Searched refs:vaddubs (Results 1 – 21 of 21) sorted by relevance

/external/capstone/suite/MC/PowerPC/
Dppc64-encoding-vmx.s.cs55 0x10,0x43,0x22,0x00 = vaddubs 2, 3, 4
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/PowerPC/
Dppc64-encoding-vmx.s237 # CHECK-BE: vaddubs 2, 3, 4 # encoding: [0x10,0x43,0x22,0x00]
238 # CHECK-LE: vaddubs 2, 3, 4 # encoding: [0x00,0x22,0x43,0x10]
239 vaddubs 2, 3, 4
/external/llvm/test/MC/PowerPC/
Dppc64-encoding-vmx.s237 # CHECK-BE: vaddubs 2, 3, 4 # encoding: [0x10,0x43,0x22,0x00]
238 # CHECK-LE: vaddubs 2, 3, 4 # encoding: [0x00,0x22,0x43,0x10]
239 vaddubs 2, 3, 4
/external/llvm/test/MC/Disassembler/PowerPC/
Dppc64-encoding-vmx.txt207 # CHECK: vaddubs 2, 3, 4
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Disassembler/PowerPC/
Dppc64-encoding-vmx.txt207 # CHECK: vaddubs 2, 3, 4
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/Hexagon/intrinsics/
Dxtype_alu.ll673 declare i64 @llvm.hexagon.A2.vaddubs(i64, i64)
675 %z = call i64 @llvm.hexagon.A2.vaddubs(i64 %a, i64 %b)
/external/llvm/test/CodeGen/Hexagon/intrinsics/
Dxtype_alu.ll673 declare i64 @llvm.hexagon.A2.vaddubs(i64, i64)
675 %z = call i64 @llvm.hexagon.A2.vaddubs(i64 %a, i64 %b)
/external/llvm/include/llvm/IR/
DIntrinsicsPowerPC.td360 def int_ppc_altivec_vaddubs : PowerPC_Vec_BBB_Intrinsic<"vaddubs">;
/external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/IR/
DIntrinsicsPowerPC.td434 def int_ppc_altivec_vaddubs : PowerPC_Vec_BBB_Intrinsic<"vaddubs">;
/external/v8/src/codegen/ppc/
Dconstants-ppc.h2359 V(vaddubs, VADDUBS, 0x10000200) \
/external/llvm/lib/Target/PowerPC/
DPPCInstrAltivec.td504 def VADDUBS : VX1_Int_Ty<512, "vaddubs", int_ppc_altivec_vaddubs, v16i8>;
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/PowerPC/
DPPCInstrAltivec.td505 def VADDUBS : VX1_Int_Ty<512, "vaddubs", int_ppc_altivec_vaddubs, v16i8>;
/external/v8/src/compiler/backend/ppc/
Dcode-generator-ppc.cc3219 __ vaddubs(i.OutputSimd128Register(), i.InputSimd128Register(0), in AssembleArchInstruction() local
/external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/PowerPC/
DPPCGenAsmMatcher.inc4327 "\007vaddubm\007vaddubs\007vaddudm\007vadduhm\007vadduhs\007vadduqm\007v"
6431 …{ 10349 /* vaddubs */, PPC::VADDUBS, Convert__RegVRRC1_0__RegVRRC1_1__RegVRRC1_2, 0, { MCK_RegVRRC…
/external/swiftshader/third_party/llvm-7.0/configs/common/include/llvm/IR/
DIntrinsicEnums.inc1339 hexagon_A2_vaddubs, // llvm.hexagon.A2.vaddubs
4777 ppc_altivec_vaddubs, // llvm.ppc.altivec.vaddubs
DIntrinsicImpl.inc1365 "llvm.hexagon.A2.vaddubs",
4803 "llvm.ppc.altivec.vaddubs",
10243 1, // llvm.hexagon.A2.vaddubs
13681 1, // llvm.ppc.altivec.vaddubs
/external/swiftshader/third_party/llvm-subzero/build/MacOS/include/llvm/IR/
DIntrinsics.gen793 hexagon_A2_vaddubs, // llvm.hexagon.A2.vaddubs
3833 ppc_altivec_vaddubs, // llvm.ppc.altivec.vaddubs
6817 "llvm.hexagon.A2.vaddubs",
9857 "llvm.ppc.altivec.vaddubs",
14702 1, // llvm.hexagon.A2.vaddubs
17742 1, // llvm.ppc.altivec.vaddubs
/external/swiftshader/third_party/llvm-subzero/build/Linux/include/llvm/IR/
DIntrinsics.gen799 hexagon_A2_vaddubs, // llvm.hexagon.A2.vaddubs
3839 ppc_altivec_vaddubs, // llvm.ppc.altivec.vaddubs
6857 "llvm.hexagon.A2.vaddubs",
9897 "llvm.ppc.altivec.vaddubs",
14797 1, // llvm.hexagon.A2.vaddubs
17837 1, // llvm.ppc.altivec.vaddubs
/external/swiftshader/third_party/llvm-subzero/build/Windows/include/llvm/IR/
DIntrinsics.gen799 hexagon_A2_vaddubs, // llvm.hexagon.A2.vaddubs
3839 ppc_altivec_vaddubs, // llvm.ppc.altivec.vaddubs
6857 "llvm.hexagon.A2.vaddubs",
9897 "llvm.ppc.altivec.vaddubs",
14797 1, // llvm.hexagon.A2.vaddubs
17837 1, // llvm.ppc.altivec.vaddubs
/external/swiftshader/third_party/llvm-subzero/build/Android/include/llvm/IR/
DIntrinsics.gen799 hexagon_A2_vaddubs, // llvm.hexagon.A2.vaddubs
3839 ppc_altivec_vaddubs, // llvm.ppc.altivec.vaddubs
6857 "llvm.hexagon.A2.vaddubs",
9897 "llvm.ppc.altivec.vaddubs",
14797 1, // llvm.hexagon.A2.vaddubs
17837 1, // llvm.ppc.altivec.vaddubs
/external/swiftshader/third_party/llvm-subzero/build/Fuchsia/include/llvm/IR/
DIntrinsics.gen799 hexagon_A2_vaddubs, // llvm.hexagon.A2.vaddubs
3839 ppc_altivec_vaddubs, // llvm.ppc.altivec.vaddubs
6857 "llvm.hexagon.A2.vaddubs",
9897 "llvm.ppc.altivec.vaddubs",
14797 1, // llvm.hexagon.A2.vaddubs
17837 1, // llvm.ppc.altivec.vaddubs