Home
last modified time | relevance | path

Searched refs:vdupq_n_s8 (Results 1 – 21 of 21) sorted by relevance

/external/tensorflow/tensorflow/lite/kernels/internal/optimized/
Ddepthwiseconv_uint8_3x3_filter.h5951 const int8x16_t sign_bit = vdupq_n_s8(kSignBit);
6085 input_data_c = vdupq_n_s8(kSignBit);
6087 input_data_d = vdupq_n_s8(kSignBit);
6191 const int8x16_t sign_bit = vdupq_n_s8(kSignBit);
6346 input_data_a = vdupq_n_s8(-input_offset);
6347 input_data_b = vdupq_n_s8(-input_offset);
6348 input_data_c = vdupq_n_s8(-input_offset);
6349 input_data_d = vdupq_n_s8(-input_offset);
6391 input_data_a = vdupq_n_s8(-input_offset);
6410 input_data_a = vdupq_n_s8(-input_offset);
[all …]
Ddepthwiseconv_uint8_transitional.h325 const int8x16_t ones_vector = vdupq_n_s8(1);
3667 right_bank_0_reg = vdupq_n_s8(0);
3668 right_bank_1_reg = vdupq_n_s8(0);
3669 right_bank_2_reg = vdupq_n_s8(0);
3670 right_bank_3_reg = vdupq_n_s8(0);
3671 right_bank_4_reg = vdupq_n_s8(0);
3672 right_bank_5_reg = vdupq_n_s8(0);
3808 right_bank_0_reg_a = vdupq_n_s8(0);
3809 right_bank_1_reg_a = vdupq_n_s8(0);
3810 right_bank_2_reg_a = vdupq_n_s8(0);
[all …]
Ddepthwiseconv_3x3_filter_common.h38 const uint8x16_t mask = vtstq_s8(b, vdupq_n_s8(8)); in vqtbl4q_s8()
Dneon_tensor_utils.cc1721 const int8x16_t max_dup = vdupq_n_s8(clipping_value); in NeonCwiseClipping()
1722 const int8x16_t min_dup = vdupq_n_s8(-clipping_value); in NeonCwiseClipping()
Doptimized_ops.h6978 static const int8x16_t max_dup = vdupq_n_s8(127); in ClampWithRangeAndStore()
6979 static const int8x16_t min_dup = vdupq_n_s8(-128); in ClampWithRangeAndStore()
/external/tensorflow/tensorflow/lite/kernels/internal/optimized/integer_ops/
Dsoftmax.h61 int8x16_t max16_0 = vdupq_n_s8(-128); in Softmax()
62 int8x16_t max16_1 = vdupq_n_s8(-128); in Softmax()
Dpooling.h132 a = vminq_s8(a, vdupq_n_s8(params.quantized_activation_max)); in MaxPool()
133 a = vmaxq_s8(a, vdupq_n_s8(params.quantized_activation_min)); in MaxPool()
/external/libhevc/encoder/arm/
Dihevce_scan_coeffs_neon.c169 zero = vdupq_n_s8(0); in ihevce_scan_coeffs_neon()
170 one = vdupq_n_s8(1); in ihevce_scan_coeffs_neon()
/external/libvpx/libvpx/vp9/encoder/arm/neon/
Dvp9_denoiser_neon.c154 int8x16_t v_sum_diff_total = vdupq_n_s8(0); in vp9_denoiser_8xN_neon()
258 v_sum_diff_total[c][r] = vdupq_n_s8(0); in vp9_denoiser_NxM_neon()
/external/libaom/libaom/aom_dsp/simd/
Dv128_intrinsics_arm.h370 a = vreinterpretq_s64_u8(vcltq_s8(vreinterpretq_s8_s64(a), vdupq_n_s8(0))); in v128_movemask_8()
386 c = vreinterpretq_s64_u8(vcltq_s8(vreinterpretq_s8_s64(c), vdupq_n_s8(0))); in v128_blend_8()
701 vshlq_u8(vreinterpretq_u8_s64(a), vdupq_n_s8(c))); in v128_shl_8()
707 vshlq_u8(vreinterpretq_u8_s64(a), vdupq_n_s8(-c))); in v128_shr_u8()
713 vshlq_s8(vreinterpretq_s8_s64(a), vdupq_n_s8(-c))); in v128_shr_s8()
/external/webp/src/dsp/
Ddec_neon.c446 const int8x16_t sign_bit = vdupq_n_s8(0x80); in FlipSignBack_NEON()
473 const int8x16_t kCst3 = vdupq_n_s8(0x03); in ApplyFilter2NoFlip_NEON()
474 const int8x16_t kCst4 = vdupq_n_s8(0x04); in ApplyFilter2NoFlip_NEON()
488 const int8x16_t kCst3 = vdupq_n_s8(0x03); in ApplyFilter2_NEON()
489 const int8x16_t kCst4 = vdupq_n_s8(0x04); in ApplyFilter2_NEON()
717 const int8x16_t kCst3 = vdupq_n_s8(0x03); in ApplyFilter4_NEON()
718 const int8x16_t kCst4 = vdupq_n_s8(0x04); in ApplyFilter4_NEON()
/external/libhevc/common/arm/
Dihevc_sao_edge_offset_class0.s88 VMOV.I8 Q1,#2 @const_2 = vdupq_n_s8(2)
102 VMOV.S8 Q4,#0xFF @au1_mask = vdupq_n_s8(-1)
Dihevc_sao_edge_offset_class0_chroma.s93 VMOV.I8 Q1,#2 @const_2 = vdupq_n_s8(2)
107 VMOV.S8 Q4,#0xFF @au1_mask = vdupq_n_s8(-1)
Dihevc_sao_edge_offset_class2.s190 VMOV.I8 Q0,#2 @const_2 = vdupq_n_s8(2)
212 VMOV.S8 Q4,#0xFF @au1_mask = vdupq_n_s8(-1)
Dihevc_sao_edge_offset_class3.s202 VMOV.I8 Q0,#2 @const_2 = vdupq_n_s8(2)
220 VMOV.S8 Q4,#0xFF @au1_mask = vdupq_n_s8(-1)
Dihevc_sao_edge_offset_class1.s115 VMOV.I8 Q0,#2 @const_2 = vdupq_n_s8(2)
Dihevc_sao_edge_offset_class1_chroma.s118 VMOV.I8 Q0,#2 @const_2 = vdupq_n_s8(2)
Dihevc_sao_edge_offset_class2_chroma.s273 VMOV.I8 Q0,#2 @const_2 = vdupq_n_s8(2)
303 VMOV.S8 Q4,#0xFF @au1_mask = vdupq_n_s8(-1)
Dihevc_sao_edge_offset_class3_chroma.s285 VMOV.I8 Q0,#2 @const_2 = vdupq_n_s8(2)
295 VMOV.S8 Q4,#0xFF @au1_mask = vdupq_n_s8(-1)
/external/neon_2_sse/
DNEON_2_SSE.h1676 _NEON2SSESTORAGE int8x16_t vdupq_n_s8(int8_t value); // VDUP.8 q0,r0
12264 _NEON2SSESTORAGE int8x16_t vdupq_n_s8(int8_t value); // VDUP.8 q0,r0
12265 #define vdupq_n_s8 _mm_set1_epi8 macro
12352 #define vmovq_n_s8 vdupq_n_s8
/external/clang/test/CodeGen/
Darm_neon_intrinsics.c2946 return vdupq_n_s8(a); in test_vdupq_n_s8()