Home
last modified time | relevance | path

Searched refs:vupkhsb (Results 1 – 19 of 19) sorted by relevance

/external/llvm/test/CodeGen/PowerPC/
Dvsx-spill-norwstore.ll15 …%0 = tail call <8 x i16> @llvm.ppc.altivec.vupkhsb(<16 x i8> <i8 0, i8 -1, i8 -1, i8 0, i8 0, i8 0…
50 declare <8 x i16> @llvm.ppc.altivec.vupkhsb(<16 x i8>) #1
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/PowerPC/
Dvsx-spill-norwstore.ll17 …%0 = tail call <8 x i16> @llvm.ppc.altivec.vupkhsb(<16 x i8> <i8 0, i8 -1, i8 -1, i8 0, i8 0, i8 0…
52 declare <8 x i16> @llvm.ppc.altivec.vupkhsb(<16 x i8>) #1
/external/capstone/suite/MC/PowerPC/
Dppc64-encoding-vmx.s.cs24 0x10,0x40,0x1a,0x0e = vupkhsb 2, 3
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/PowerPC/
Dppc64-encoding-vmx.s79 # CHECK-BE: vupkhsb 2, 3 # encoding: [0x10,0x40,0x1a,0x0e]
80 # CHECK-LE: vupkhsb 2, 3 # encoding: [0x0e,0x1a,0x40,0x10]
81 vupkhsb 2, 3
/external/llvm/test/MC/PowerPC/
Dppc64-encoding-vmx.s79 # CHECK-BE: vupkhsb 2, 3 # encoding: [0x10,0x40,0x1a,0x0e]
80 # CHECK-LE: vupkhsb 2, 3 # encoding: [0x0e,0x1a,0x40,0x10]
81 vupkhsb 2, 3
/external/llvm/test/MC/Disassembler/PowerPC/
Dppc64-encoding-vmx.txt69 # CHECK: vupkhsb 2, 3
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Disassembler/PowerPC/
Dppc64-encoding-vmx.txt69 # CHECK: vupkhsb 2, 3
/external/v8/src/codegen/ppc/
Dconstants-ppc.h2383 V(vupkhsb, VUPKHSB, 0x1000020E)
/external/v8/src/compiler/backend/ppc/
Dcode-generator-ppc.cc3126 __ vupkhsb(i.OutputSimd128Register(), i.InputSimd128Register(0)); in AssembleArchInstruction() local
3140 __ vupkhsb(i.OutputSimd128Register(), i.InputSimd128Register(0)); in AssembleArchInstruction() local
/external/llvm/lib/Target/PowerPC/
DPPCInstrAltivec.td758 def VUPKHSB : VX2_Int_Ty2<526, "vupkhsb", int_ppc_altivec_vupkhsb,
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/PowerPC/
DPPCInstrAltivec.td765 def VUPKHSB : VX2_Int_Ty2<526, "vupkhsb", int_ppc_altivec_vupkhsb,
/external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/PowerPC/
DPPCGenAsmMatcher.inc4361 "4sbs\010vsum4shs\010vsum4ubs\007vsumsws\007vupkhpx\007vupkhsb\007vupkhs"
6687 …{ 12142 /* vupkhsb */, PPC::VUPKHSB, Convert__RegVRRC1_0__RegVRRC1_1, 0, { MCK_RegVRRC, MCK_RegVRR…
/external/swiftshader/third_party/llvm-7.0/configs/common/include/llvm/IR/
DIntrinsicEnums.inc4941 ppc_altivec_vupkhsb, // llvm.ppc.altivec.vupkhsb
DIntrinsicImpl.inc4967 "llvm.ppc.altivec.vupkhsb",
13845 1, // llvm.ppc.altivec.vupkhsb
/external/swiftshader/third_party/llvm-subzero/build/MacOS/include/llvm/IR/
DIntrinsics.gen3997 ppc_altivec_vupkhsb, // llvm.ppc.altivec.vupkhsb
10021 "llvm.ppc.altivec.vupkhsb",
17906 1, // llvm.ppc.altivec.vupkhsb
/external/swiftshader/third_party/llvm-subzero/build/Linux/include/llvm/IR/
DIntrinsics.gen4003 ppc_altivec_vupkhsb, // llvm.ppc.altivec.vupkhsb
10061 "llvm.ppc.altivec.vupkhsb",
18001 1, // llvm.ppc.altivec.vupkhsb
/external/swiftshader/third_party/llvm-subzero/build/Windows/include/llvm/IR/
DIntrinsics.gen4003 ppc_altivec_vupkhsb, // llvm.ppc.altivec.vupkhsb
10061 "llvm.ppc.altivec.vupkhsb",
18001 1, // llvm.ppc.altivec.vupkhsb
/external/swiftshader/third_party/llvm-subzero/build/Android/include/llvm/IR/
DIntrinsics.gen4003 ppc_altivec_vupkhsb, // llvm.ppc.altivec.vupkhsb
10061 "llvm.ppc.altivec.vupkhsb",
18001 1, // llvm.ppc.altivec.vupkhsb
/external/swiftshader/third_party/llvm-subzero/build/Fuchsia/include/llvm/IR/
DIntrinsics.gen4003 ppc_altivec_vupkhsb, // llvm.ppc.altivec.vupkhsb
10061 "llvm.ppc.altivec.vupkhsb",
18001 1, // llvm.ppc.altivec.vupkhsb