Home
last modified time | relevance | path

Searched refs:writes_stencil (Results 1 – 25 of 27) sorted by relevance

12

/external/mesa3d/src/amd/common/
Dac_shader_util.c32 unsigned ac_get_spi_shader_z_format(bool writes_z, bool writes_stencil, bool writes_samplemask) in ac_get_spi_shader_z_format() argument
38 else if (writes_stencil) in ac_get_spi_shader_z_format()
42 } else if (writes_stencil || writes_samplemask) { in ac_get_spi_shader_z_format()
Dac_shader_util.h81 unsigned ac_get_spi_shader_z_format(bool writes_z, bool writes_stencil, bool writes_samplemask);
/external/mesa3d/src/gallium/drivers/panfrost/
Dpan_assemble.c82 if (state->writes_depth || state->writes_stencil) { in pan_prepare_bifrost_props()
314 state->writes_stencil = true; in panfrost_shader_compile()
394 state->properties.stencil_from_shader = state->writes_stencil; in panfrost_shader_compile()
Dpan_context.h214 bool writes_stencil; member
Dpan_cmdstream.c234 return (fs->writes_depth || fs->writes_stencil); in panfrost_fs_required()
422 fs->writes_depth || fs->writes_stencil; in panfrost_prepare_midgard_fs_state()
/external/mesa3d/src/gallium/drivers/softpipe/
Dsp_quad_pipe.c51 !sp->fs_variant->info.writes_stencil) || in sp_build_quad_pipeline()
Dsp_quad_depth_test.c786 boolean shader_stencil_ref = fsInfo->writes_stencil; in depth_test_quads_fallback()
/external/virglrenderer/src/gallium/auxiliary/tgsi/
Dtgsi_scan.h84 boolean writes_stencil; /**< does fragment shader write stencil value? */ member
Dtgsi_scan.c399 info->writes_stencil = TRUE; in tgsi_scan_shader()
/external/mesa3d/src/gallium/drivers/radeonsi/
Dsi_shader.h357 bool writes_stencil; /**< does fragment shader write stencil value? */ member
591 unsigned writes_stencil : 1; member
Dsi_shader_llvm_ps.c888 key->ps_epilog.writes_z + key->ps_epilog.writes_stencil + key->ps_epilog.writes_samplemask; in si_llvm_build_ps_epilog()
907 if (!key->ps_epilog.writes_z && !key->ps_epilog.writes_stencil && in si_llvm_build_ps_epilog()
950 if (key->ps_epilog.writes_stencil) in si_llvm_build_ps_epilog()
Dsi_shader_nir.c369 info->writes_stencil = nir->info.outputs_written & BITFIELD64_BIT(FRAG_RESULT_STENCIL); in si_nir_scan_shader()
Dsi_shader.c671 shader->selector->info.writes_z + shader->selector->info.writes_stencil + in si_create_function()
2315 key->ps_epilog.writes_stencil = info->writes_stencil; in si_get_ps_epilog_key()
Dsi_state_shaders.c1654 !spi_shader_col_format && !info->writes_z && !info->writes_stencil && in si_shader_ps()
1668 ac_get_spi_shader_z_format(info->writes_z, info->writes_stencil, info->writes_samplemask); in si_shader_ps()
1790 …l ps_modifies_zs = ps->info.base.fs.uses_discard || ps->info.writes_z || ps->info.writes_stencil || in si_shader_selector_key_hw_vs()
2841 S_02880C_STENCIL_TEST_VAL_EXPORT_ENABLE(sel->info.writes_stencil) | in si_create_shader_selector()
/external/mesa3d/src/gallium/auxiliary/tgsi/
Dtgsi_scan.h101 boolean writes_stencil; /**< does fragment shader write stencil value? */ member
Dtgsi_scan.c776 info->writes_stencil = true; in scan_declaration()
/external/mesa3d/src/intel/vulkan/
Dgen8_cmd_buffer.c289 pipeline->writes_stencil)) || in want_depth_pma_fix()
396 pipeline->writes_stencil; in want_stencil_pma_fix()
DgenX_pipeline.c1031 pipeline->writes_stencil = false;
1048 sanitize_ds_state(&info, &pipeline->writes_stencil, ds_aspects);
Danv_private.h3456 bool writes_stencil; member
/external/mesa3d/src/amd/vulkan/
Dradv_shader.h310 bool writes_stencil; member
Dradv_shader_info.c416 info->ps.writes_stencil = true; in gather_info_output_decl_ps()
Dradv_pipeline.c4832 S_02880C_STENCIL_TEST_VAL_EXPORT_ENABLE(ps->info.ps.writes_stencil) | in radv_compute_db_shader_control()
4880 ps->info.ps.writes_stencil, in radv_pipeline_generate_fragment_shader()
5233 !ps->info.ps.writes_stencil && in radv_pipeline_init()
Dradv_nir_to_llvm.c3514 if (ctx->args->shader_info->ps.writes_stencil) { in handle_fs_outputs_post()
3528 !ctx->args->shader_info->ps.writes_stencil && in handle_fs_outputs_post()
/external/mesa3d/src/gallium/auxiliary/nir/
Dnir_to_tgsi_info.c726 info->writes_stencil = true; in nir_tgsi_scan_shader()
/external/mesa3d/src/gallium/drivers/llvmpipe/
Dlp_state_fs.c626 else if (!shader->info.base.writes_z && !shader->info.base.writes_stencil) { in generate_fs_loop()

12