Searched refs:xvmaddmdp (Results 1 – 11 of 11) sorted by relevance
/external/llvm/test/CodeGen/PowerPC/ |
D | vsx-fma-m.ll | 188 ; CHECK-DAG: xvmaddmdp 36, 35, 34 219 ; CHECX-DAG: xvmaddmdp 36, 35, 34 220 ; CHECX-DAG: xvmaddmdp 37, 35, 34 268 ; CHECK-DAG: xvmaddmdp 37, 35, 34 275 ; CHECK-DAG: xvmaddmdp 36, 35, 37 318 ; CHECK-DAG: xvmaddmdp 37, 35, 34
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/PowerPC/ |
D | vsx-fma-m.ll | 188 ; CHECK-DAG: xvmaddmdp 36, 35, 34 219 ; CHECX-DAG: xvmaddmdp 36, 35, 34 220 ; CHECX-DAG: xvmaddmdp 37, 35, 34 268 ; CHECK-DAG: xvmaddmdp 37, 35, 34 275 ; CHECK-DAG: xvmaddmdp 36, 35, 37 318 ; CHECK-DAG: xvmaddmdp 37, 35, 34
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/PowerPC/ |
D | vsx.s | 335 # CHECK-BE: xvmaddmdp 7, 63, 27 # encoding: [0xf0,0xff,0xdb,0x4c] 336 # CHECK-LE: xvmaddmdp 7, 63, 27 # encoding: [0x4c,0xdb,0xff,0xf0] 337 xvmaddmdp 7, 63, 27
|
/external/llvm/test/MC/PowerPC/ |
D | vsx.s | 335 # CHECK-BE: xvmaddmdp 7, 63, 27 # encoding: [0xf0,0xff,0xdb,0x4c] 336 # CHECK-LE: xvmaddmdp 7, 63, 27 # encoding: [0x4c,0xdb,0xff,0xf0] 337 xvmaddmdp 7, 63, 27
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Disassembler/PowerPC/ |
D | vsx.txt | 330 # CHECK: xvmaddmdp 7, 63, 27
|
/external/llvm/test/MC/Disassembler/PowerPC/ |
D | vsx.txt | 330 # CHECK: xvmaddmdp 7, 63, 27
|
/external/v8/src/codegen/ppc/ |
D | constants-ppc.h | 246 V(xvmaddmdp, XVMADDMDP, 0xF0000348) \
|
/external/v8/src/compiler/backend/ppc/ |
D | code-generator-ppc.cc | 3258 __ xvmaddmdp(kScratchDoubleReg, src2, src0); in AssembleArchInstruction() local
|
/external/llvm/lib/Target/PowerPC/ |
D | PPCInstrVSX.td | 265 "xvmaddmdp $XT, $XA, $XB", IIC_VecFP, []>,
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/PowerPC/ |
D | PPCInstrVSX.td | 309 "xvmaddmdp $XT, $XA, $XB", IIC_VecFP, []>,
|
/external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/PowerPC/ |
D | PPCGenAsmMatcher.inc | 6864 …{ 13688 /* xvmaddmdp */, PPC::XVMADDMDP, Convert__RegVSRC1_0__Tie0_1_1__RegVSRC1_1__RegVSRC1_2, 0,…
|