Home
last modified time | relevance | path

Searched refs:SC_RSTCTRL (Results 1 – 8 of 8) sorted by relevance

/external/u-boot/arch/arm/mach-uniphier/clk/
Dclk-dram-ld4.c19 tmp = readl(sc_base + SC_RSTCTRL); in uniphier_ld4_dram_clk_init()
21 writel(tmp, sc_base + SC_RSTCTRL); in uniphier_ld4_dram_clk_init()
22 readl(sc_base + SC_RSTCTRL); /* dummy read */ in uniphier_ld4_dram_clk_init()
Dclk-ld4.c18 tmp = readl(sc_base + SC_RSTCTRL); in uniphier_ld4_clk_init()
22 writel(tmp, sc_base + SC_RSTCTRL); in uniphier_ld4_clk_init()
23 readl(sc_base + SC_RSTCTRL); /* dummy read */ in uniphier_ld4_clk_init()
Dclk-pro5.c16 tmp = readl(sc_base + SC_RSTCTRL); in uniphier_pro5_clk_init()
23 writel(tmp, sc_base + SC_RSTCTRL); in uniphier_pro5_clk_init()
24 readl(sc_base + SC_RSTCTRL); /* dummy read */ in uniphier_pro5_clk_init()
Dclk-pro4.c18 tmp = readl(sc_base + SC_RSTCTRL); in uniphier_pro4_clk_init()
26 writel(tmp, sc_base + SC_RSTCTRL); in uniphier_pro4_clk_init()
27 readl(sc_base + SC_RSTCTRL); /* dummy read */ in uniphier_pro4_clk_init()
Dclk-pxs2.c17 tmp = readl(sc_base + SC_RSTCTRL); in uniphier_pxs2_clk_init()
24 writel(tmp, sc_base + SC_RSTCTRL); in uniphier_pxs2_clk_init()
25 readl(sc_base + SC_RSTCTRL); /* dummy read */ in uniphier_pxs2_clk_init()
Dclk-early-ld4.c20 tmp = readl(sc_base + SC_RSTCTRL); in uniphier_ld4_early_clk_init()
22 writel(tmp, sc_base + SC_RSTCTRL); in uniphier_ld4_early_clk_init()
/external/u-boot/arch/arm/mach-uniphier/
Dsc64-regs.h19 #define SC_RSTCTRL 0x2000 macro
Dsc-regs.h42 #define SC_RSTCTRL 0x2000 macro