Lines Matching refs:cluster_midr
48 uint32_t cluster_midr[CLUSTERS_MAX]; member
86 .cluster_midr = {
103 .cluster_midr = {
119 .cluster_midr = {
134 .cluster_midr = {
149 .cluster_midr = {
164 .cluster_midr = {
180 .cluster_midr = {
195 .cluster_midr = {
211 .cluster_midr = {
226 .cluster_midr = {
241 .cluster_midr = {
257 .cluster_midr = {
272 .cluster_midr = {
287 .cluster_midr = {
303 .cluster_midr = {
318 .cluster_midr = {
334 .cluster_midr = {
350 .cluster_midr = {
365 .cluster_midr = {
383 .cluster_midr = {
402 .cluster_midr = {
417 .cluster_midr = {
434 .cluster_midr = {
451 .cluster_midr = {
467 .cluster_midr = {
484 .cluster_midr = {
556 … if ((processors[cluster_leader].midr ^ cluster_configs[c].cluster_midr[cluster]) & midr_mask) { in cpuinfo_arm_linux_detect_cluster_midr_by_chipset()
558 processors[cluster_leader].midr, cluster_configs[c].cluster_midr[cluster]); in cpuinfo_arm_linux_detect_cluster_midr_by_chipset()
567 processors[cluster_leader].midr = cluster_configs[c].cluster_midr[cluster]; in cpuinfo_arm_linux_detect_cluster_midr_by_chipset()
569 …g_debug("cluster %"PRIu32" MIDR = 0x%08"PRIx32, cluster, cluster_configs[c].cluster_midr[cluster]); in cpuinfo_arm_linux_detect_cluster_midr_by_chipset()