• Home
  • Raw
  • Download

Lines Matching refs:Dd

101 def VLDRD : ADI5<0b1101, 0b01, (outs DPR:$Dd), (ins addrmode5:$addr),
102 IIC_fpLoad64, "vldr", "\t$Dd, $addr",
103 [(set DPR:$Dd, (f64 (alignedload32 addrmode5:$addr)))]>;
120 def VSTRD : ADI5<0b1101, 0b00, (outs), (ins DPR:$Dd, addrmode5:$addr),
121 IIC_fpStore64, "vstr", "\t$Dd, $addr",
122 [(alignedstore32 (f64 DPR:$Dd), addrmode5:$addr)]>;
335 let TwoOperandAliasConstraint = "$Dn = $Dd" in
337 (outs DPR:$Dd), (ins DPR:$Dn, DPR:$Dm),
338 IIC_fpALU64, "vadd", ".f64\t$Dd, $Dn, $Dm",
339 [(set DPR:$Dd, (fadd DPR:$Dn, (f64 DPR:$Dm)))]>;
357 let TwoOperandAliasConstraint = "$Dn = $Dd" in
359 (outs DPR:$Dd), (ins DPR:$Dn, DPR:$Dm),
360 IIC_fpALU64, "vsub", ".f64\t$Dd, $Dn, $Dm",
361 [(set DPR:$Dd, (fsub DPR:$Dn, (f64 DPR:$Dm)))]>;
379 let TwoOperandAliasConstraint = "$Dn = $Dd" in
381 (outs DPR:$Dd), (ins DPR:$Dn, DPR:$Dm),
382 IIC_fpDIV64, "vdiv", ".f64\t$Dd, $Dn, $Dm",
383 [(set DPR:$Dd, (fdiv DPR:$Dn, (f64 DPR:$Dm)))]>;
397 let TwoOperandAliasConstraint = "$Dn = $Dd" in
399 (outs DPR:$Dd), (ins DPR:$Dn, DPR:$Dm),
400 IIC_fpMUL64, "vmul", ".f64\t$Dd, $Dn, $Dm",
401 [(set DPR:$Dd, (fmul DPR:$Dn, (f64 DPR:$Dm)))]>;
420 (outs DPR:$Dd), (ins DPR:$Dn, DPR:$Dm),
421 IIC_fpMUL64, "vnmul", ".f64\t$Dd, $Dn, $Dm",
422 [(set DPR:$Dd, (fneg (fmul DPR:$Dn, (f64 DPR:$Dm))))]>;
454 (outs DPR:$Dd), (ins DPR:$Dn, DPR:$Dm),
455 NoItinerary, !strconcat("vsel", op, ".f64\t$Dd, $Dn, $Dm"),
456 [(set DPR:$Dd, (ARMcmov (f64 DPR:$Dm), (f64 DPR:$Dn), CC))]>,
482 (outs DPR:$Dd), (ins DPR:$Dn, DPR:$Dm),
483 NoItinerary, !strconcat(op, ".f64\t$Dd, $Dn, $Dm"),
484 [(set DPR:$Dd, (f64 (SD (f64 DPR:$Dn), (f64 DPR:$Dm))))]>,
502 (outs), (ins DPR:$Dd, DPR:$Dm),
503 IIC_fpCMP64, "vcmpe", ".f64\t$Dd, $Dm",
504 [(arm_cmpfp DPR:$Dd, (f64 DPR:$Dm))]>;
523 (outs), (ins DPR:$Dd, DPR:$Dm),
524 IIC_fpCMP64, "vcmp", ".f64\t$Dd, $Dm",
547 (outs DPR:$Dd), (ins DPR:$Dm),
548 IIC_fpUNA64, "vabs", ".f64\t$Dd, $Dm",
549 [(set DPR:$Dd, (fabs (f64 DPR:$Dm)))]>;
567 (outs), (ins DPR:$Dd),
568 IIC_fpCMP64, "vcmpe", ".f64\t$Dd, #0",
569 [(arm_cmpfp0 (f64 DPR:$Dd))]> {
596 (outs), (ins DPR:$Dd),
597 IIC_fpCMP64, "vcmp", ".f64\t$Dd, #0",
625 (outs DPR:$Dd), (ins SPR:$Sm),
626 IIC_fpCVTDS, "vcvt", ".f64.f32\t$Dd, $Sm",
627 [(set DPR:$Dd, (fextend SPR:$Sm))]> {
629 bits<5> Dd;
635 let Inst{15-12} = Dd{3-0};
636 let Inst{22} = Dd{4};
688 (outs DPR:$Dd), (ins SPR:$Sm),
689 NoItinerary, "vcvtb", ".f64.f16\t$Dd, $Sm",
715 (outs DPR:$Dd), (ins SPR:$Sm),
716 NoItinerary, "vcvtt", ".f64.f16\t$Dd, $Sm",
847 (outs DPR:$Dd), (ins DPR:$Dm),
848 IIC_fpUNA64, "vneg", ".f64\t$Dd, $Dm",
849 [(set DPR:$Dd, (fneg (f64 DPR:$Dm)))]>;
884 (outs DPR:$Dd), (ins DPR:$Dm),
885 NoItinerary, !strconcat("vrint", opc), ".f64\t$Dd, $Dm",
886 [(set (f64 DPR:$Dd), (node (f64 DPR:$Dm)))]>,
898 def : InstAlias<!strconcat("vrint", opc, "$p.f64.f64\t$Dd, $Dm"),
899 (!cast<Instruction>(NAME#"D") DPR:$Dd, DPR:$Dm, pred:$p), 0>,
925 (outs DPR:$Dd), (ins DPR:$Dm),
926 NoItinerary, !strconcat("vrint", opc, ".f64\t$Dd, $Dm"),
927 [(set (f64 DPR:$Dd), (node (f64 DPR:$Dm)))]>,
936 def : InstAlias<!strconcat("vrint", opc, ".f64.f64\t$Dd, $Dm"),
937 (!cast<Instruction>(NAME#"D") DPR:$Dd, DPR:$Dm), 0>,
947 (outs DPR:$Dd), (ins DPR:$Dm),
948 IIC_fpSQRT64, "vsqrt", ".f64\t$Dd, $Dm",
949 [(set DPR:$Dd, (fsqrt (f64 DPR:$Dm)))]>;
963 (outs DPR:$Dd), (ins DPR:$Dm),
964 IIC_fpUNA64, "vmov", ".f64\t$Dd, $Dm", []>;
1207 bits<5> Dd;
1213 let Inst{15-12} = Dd{3-0};
1214 let Inst{22} = Dd{4};
1255 (outs DPR:$Dd), (ins SPR:$Sm),
1256 IIC_fpCVTID, "vcvt", ".f64.s32\t$Dd, $Sm",
1294 (outs DPR:$Dd), (ins SPR:$Sm),
1295 IIC_fpCVTID, "vcvt", ".f64.u32\t$Dd, $Sm",
1698 (outs DPR:$Dd), (ins DPR:$Ddin, DPR:$Dn, DPR:$Dm),
1699 IIC_fpMAC64, "vmla", ".f64\t$Dd, $Dn, $Dm",
1700 [(set DPR:$Dd, (fadd_mlx (fmul_su DPR:$Dn, DPR:$Dm),
1702 RegConstraint<"$Ddin = $Dd">,
1732 (outs DPR:$Dd), (ins DPR:$Ddin, DPR:$Dn, DPR:$Dm),
1733 IIC_fpMAC64, "vmls", ".f64\t$Dd, $Dn, $Dm",
1734 [(set DPR:$Dd, (fadd_mlx (fneg (fmul_su DPR:$Dn,DPR:$Dm)),
1736 RegConstraint<"$Ddin = $Dd">,
1766 (outs DPR:$Dd), (ins DPR:$Ddin, DPR:$Dn, DPR:$Dm),
1767 IIC_fpMAC64, "vnmla", ".f64\t$Dd, $Dn, $Dm",
1768 [(set DPR:$Dd,(fsub_mlx (fneg (fmul_su DPR:$Dn,DPR:$Dm)),
1770 RegConstraint<"$Ddin = $Dd">,
1800 (outs DPR:$Dd), (ins DPR:$Ddin, DPR:$Dn, DPR:$Dm),
1801 IIC_fpMAC64, "vnmls", ".f64\t$Dd, $Dn, $Dm",
1802 [(set DPR:$Dd, (fsub_mlx (fmul_su DPR:$Dn, DPR:$Dm),
1804 RegConstraint<"$Ddin = $Dd">,
1836 (outs DPR:$Dd), (ins DPR:$Ddin, DPR:$Dn, DPR:$Dm),
1837 IIC_fpFMAC64, "vfma", ".f64\t$Dd, $Dn, $Dm",
1838 [(set DPR:$Dd, (fadd_mlx (fmul_su DPR:$Dn, DPR:$Dm),
1840 RegConstraint<"$Ddin = $Dd">,
1878 (outs DPR:$Dd), (ins DPR:$Ddin, DPR:$Dn, DPR:$Dm),
1879 IIC_fpFMAC64, "vfms", ".f64\t$Dd, $Dn, $Dm",
1880 [(set DPR:$Dd, (fadd_mlx (fneg (fmul_su DPR:$Dn,DPR:$Dm)),
1882 RegConstraint<"$Ddin = $Dd">,
1927 (outs DPR:$Dd), (ins DPR:$Ddin, DPR:$Dn, DPR:$Dm),
1928 IIC_fpFMAC64, "vfnma", ".f64\t$Dd, $Dn, $Dm",
1929 [(set DPR:$Dd,(fsub_mlx (fneg (fmul_su DPR:$Dn,DPR:$Dm)),
1931 RegConstraint<"$Ddin = $Dd">,
1976 (outs DPR:$Dd), (ins DPR:$Ddin, DPR:$Dn, DPR:$Dm),
1977 IIC_fpFMAC64, "vfnms", ".f64\t$Dd, $Dn, $Dm",
1978 [(set DPR:$Dd, (fsub_mlx (fmul_su DPR:$Dn, DPR:$Dm),
1980 RegConstraint<"$Ddin = $Dd">,
2036 def VMOVDcc : PseudoInst<(outs DPR:$Dd), (ins DPR:$Dn, DPR:$Dm, cmovpred:$p),
2038 [(set (f64 DPR:$Dd),
2040 RegConstraint<"$Dn = $Dd">, Requires<[HasVFP2,HasDPVFP]>;
2144 def FCONSTD : VFPAI<(outs DPR:$Dd), (ins vfp_f64imm:$imm),
2146 "vmov", ".f64\t$Dd, $imm",
2147 [(set DPR:$Dd, vfp_f64imm:$imm)]>,
2149 bits<5> Dd;
2153 let Inst{22} = Dd{4};
2156 let Inst{15-12} = Dd{3-0};
2254 def : VFP2DPInstAlias<"faddd${p} $Dd, $Dn, $Dm",
2255 (VADDD DPR:$Dd, DPR:$Dn, DPR:$Dm, pred:$p)>;
2258 def : VFP2DPInstAlias<"fsubd${p} $Dd, $Dn, $Dm",
2259 (VSUBD DPR:$Dd, DPR:$Dn, DPR:$Dm, pred:$p)>;
2263 def : VFP2DPInstAlias<"vsqrt${p} $Dd, $Dm", (VSQRTD DPR:$Dd, DPR:$Dm, pred:$p)>;
2270 def : VFP2InstAlias<"vldr${p}.64 $Dd, $addr",
2271 (VLDRD DPR:$Dd, addrmode5:$addr, pred:$p)>;
2272 def : VFP2InstAlias<"vstr${p}.64 $Dd, $addr",
2273 (VSTRD DPR:$Dd, addrmode5:$addr, pred:$p)>;
2305 def : VFP3InstAlias<"fconstd${p} $Dd, $val",
2306 (FCONSTD DPR:$Dd, vfp_f64imm:$val, pred:$p)>;