ELFXF@@)'                              Couldn't enable clock #%d check for TBU power statuscoherentMHF hard iova-to-phys (ATOS)=%pa qsmmuv500_iova_to_phys#global-interruptsUnexpected global fault, this could be serious GFSR 0x%08x, GFSYNR0 0x%08x, GFSYNR1 0x%08x, GFSYNR2 0x%08x tbu_testbus_outputarm_smmu_debug_capturebus_snapshot_read3arm-smmu: Can't trigger faults on non-attached domains #stream-id-cellsTF R SCTLR = 0x%08x ACTLR = 0x%08x 3arm-smmu: Couldn't create iommu/testbus/%s debugfs directory impossible number of S2 context banks! failed to request global IRQ %d (%u) calxeda,smmu-secure-config-accesscapture busTNX_TCR_CNTL : 0x%0llx LLCCONFIG_MSM_TZ_SMMU is disabled. Will not work! arm_smmu_context_faultUnhandled context fault: iova=0x%08lx, cb=%d, fsr=0x%x, fsynr0=0x%x, fsynr1=0x%x arm-smmuCouldn't halt TBU! no MEM resource info 3arm-smmu: scm call IOMMU_SECURE_CFG failed Woops, powering on smmu %p failed. Leaking context bank Couldn't halt SMMU! ECATS translation timed out! no translation support! &pwr->power_lockqsmmuv500-tbuconfig3arm-smmu: Failed to rename %s: %d qcom,iommu-faultsLLC_NWAfound %d interrupts but expected at least %d 3arm-smmu: Couldn't create iommu/capturebus/%s/snapshot debugfs file arm_smmu_debug_capturebus_config_write%s: Bad power count error in device link creation between %s & %s mmu-mastersInvalid length for qcom,iommu-geometry, expected %d cells arm_smmu_init_domain_contextcannot attach to SMMU %s whilst already attached to domain on SMMU %s SID=0x%x enabling workaround for Cavium erratum 27704 Unable to compute streamid_masks qcom,skip-init3arm-smmu: Invalid format. Expected: <1/2/3,Mask,Match> (or) <4,TNX_TCR_CNTL>> TLB sync on cb%d failed for device %s completedTBU PWR status 0x%x TCU clk testbus sel: 0x%0x arm_smmu_debug_testbus_readstatus-regUnhandled arm-smmu context fault! Couldn't get clock: %s3arm-smmu: Couldn't create iommu/capturebus debugfs directory 3arm-smmu: Couldn't create iommu/capturebus/%s/config debugfs file 3arm-smmu: Couldn't create iommu/testbus debugfs directory stream-match-maskinvTook an address size fault. Refusing to recover. TLB global sync failed! ECATS translation failed! PAR = %llx qcom,testbus-versionMatch_%d : 0x%0llx fastmapHUPCFInvalid VMID is set !! PF R qcom,opt-out-tbu-haltingqcom,actlrarm_smmu_debug_tcu_testbus_sel_write&smmu->idr_mutexmissing #global-interrupts property qcom,msm-bus,name3arm-smmu: Input too large arm_smmu_tlb_sync_contextqcom,iommu-vmidqcom,iommu-geometry%s: default domain setup failed qsmmuv500_tcu_testbus_initattach-impl-defsqcom,disable-atos3arm-smmu: Invalid format for tbu testbus select TCU invalidation %s, TCU sync %s SMR mask 0x%x out of range for SMMU (0x%x) bypassPAR = 0x%pK CBAR = 0x%08x 3arm-smmu: Value too large (IDR0.CTTW overridden by FW configuration) stream-matching supported, but no SMRs present! Failed to register iommu qsmmuv500_tbu_testbus_initarm-smmu-context-faultqcom,deferred-regulator-disable-delayTLB sync timed out -- SMMUV500 may be deadlocked TBU ACK 0x%x TBU PWR 0x%x TCU sync_inv 0x%x atomictcu-baseqcom,fatal-asftranslation fault! stall-disableslave side secure is enforced TBU opted-out for halting! ECATS hw busy! failed to set DMA mask for table walker snapshotqcom,iommu-earlymapClient info: BID=0x%x, PID=0x%x, MID=0x%x 3arm-smmu: Invalid format. Expected: <1, testbus select> for tcu CLK testbus (or) <2, testbus select> for tcu PTW/CACHE testbuses drivers/iommu/arm-smmu.cTTBR0 = 0x%pK soft iova-to-phys=%pa failed to get irq index %d no regulator info exist for %s basePF W SS ECATS: address too large: %pad ECATS generated a fault interrupt! FSR = %llx, SID=0x%x 3arm-smmu: Couldn't copy_to_user removing device with active domains! non-arm-smmu global faultUnable to read bus-scaling from devicetree qcom,use-3-lvl-tables&smmu_domain->assign_locktestbus3arm-smmu: Couldn't copy from user 5arm-smmu: deprecated "mmu-masters" DT property in use; DMA API support unavailable 3arm-smmu: Couldn't create iommu/testbus/%s/tbu_testbus_sel debugfs file __arm_smmu_tlb_sync_timeout_SMMUV2TLBLKF UUT hard iova-to-phys (ATOS) failed tcu_testbus_outputregulator defer delay %d Bus client registration failed 4------------[ cut here ]------------ %s: bad clock_ref_count TBU %s ack pending for TBU %s, %s qcom,stream-id-rangeCouldn't prepare clock #%d secure vmid already set!ID:%x IDX:%x is already in a group! PAR = 0x%llx Domain not attached; cannot detach! no-CFREPTE = %016llx &smmu->iommu_group_mutexRegulator notifier request failed capturebusqcom,iommu-dmaqcom,iommu-pagetableTF W TTBR1 = 0x%pK 3arm-smmu: Couldn't create iommu/testbus/%s/tcu_testbus_sel debugfs file stream matching with %lu register groupsfound %d context interrupt(s) but have %d context banks. assuming %d context interrupts. __arm_smmu_tlb_sync_timeout_SMMUV500synccannot set geometry attribute while attached TBU failed probe, QSMMUV500 cannot continue! 0x%0x qcom,no-dynamic-asid3arm-smmu: Couldn't create iommu/capturebus/%s debugfs directory pendingWriting 0x%lx to FSRRESTORE on cb %d defaultdisabledTLBMCF MAIR0 = 0x%08x MAIR1 = 0x%08x TCU testbus sel : 0x%0x qcom,regulator-namesarm_smmu_debug_capturebus_config_readcannot change procid attribute while attached cannot change dynamic attribute while attached failed to request context IRQ %d (%u) SOFTWARE TABLE WALK FAILED! Looks like %s accessed an unmapped address! 3arm-smmu: Couldn't create iommu/testbus/%s/tcu_testbus_output debugfs file clock-namesfailed to request capture bus irq%d (%u) qsmmuv500_capturebus_initMask_%d : 0x%0llx 3arm-smmu: Failed to disable %s: %d iova to phys timed out on %pad. software table walk result=%pa. cannot attach to SMMU, is it on the same bus? EF FSR = 0x%08x [%s%s%s%s%s%s%s%s%s%s] 3arm-smmu: Couldn't create iommu/testbus/%s/tbu_testbus_output debugfs file arm_smmu_debug_tbu_testbus_sel_write3arm-smmu: fastmap does not support IOVAs >= 4GB qcom,iommu-groupInvalid number of attach-impl-defs registers: %d qcom,no-asid-retentionMask_%d : 0x%0llx FAR = 0x%016llx ATOS results differed across TLBIALL... Before: %pa After: %pa &smmu_domain->init_mutexSMMU address space size (0x%lx) differs from mapped region size (0x%tx)! arm_smmu_global_faultcheck pending transactions on TBUcannot change force coherent attribute while attached stream ID 0x%x out of range for SMMU (0x%x) arm_smmu_tlb_sync_global %scoherent table walk &smmu->stream_map_mutexTLB sync timed out -- SMMUV2 may be deadlocked non-fatalInvalid #address-cells %d or #size-cells %d dynamic ASID allocation failed: %d AFF MULTI %s: bad tbu->halt_countUnable to get the tcu-base not probing due to mismatched DT properties qcom,enable-static-cbqcom,enable-smmu-haltCapture_%d_Snapshot_%d : 0x%0llx   "&W*,06:>HLPD\lD8h8force_stagedisable_bypassarm,smmu-v1arm,smmu-v2arm,mmu-400arm,mmu-401arm,mmu-500cavium,smmu-v2qcom,qsmmu-v500qcom,smmu-v2 @qcom,qsmmuv500-tbutcu_testbus_seltbu_testbus_sel $(*,{ OѴ@@5@9*@ @!H(?R a r)@? jT@@*> S2Sh&)j @OB @{è_{ _WOZ@qTZ* 4I.@4!R`4*@*@qkT@" @59cAT@qTR @yv5" T(R*4R QY@QqLT*@!*4ˈ @iv""aT*@@.@4*@5*ODWC_B @{Ũ_!{WO@]@@@=ճrb@4 qTQb@9@A @! @4Q @vQ1aTbOBWA{è_{g_WOZ@4 qTQZC@9@A @!:@4Q @uQ1aT*@@*RQ+THW@f@Q 4*R}jh* kJTU86*!qb T@`4_*.@4*@5ZODWC_BgA{Ũ_!{_WOpb@qT*@qTR @yw@5# T*(Rb*OCWB_A{Ĩ_*@!*74˨ @iw""aT{7!7!7!{_2 qaT R_*_{ *qT)R(!IR jT@R r6R!Bhbi`!B.hnhrivizhbiR `hhiijByk @{¨_{OC@R!R@4@h5_ @)@?TOB{A_{og_W O C@7A@ ) T! _)@?uT*OJWI_HgGoF{E_ @h@X`@*@5Ѽ@&C97@ T@9@B @h@9@C @!:Z*Z46(2@xF@@9tB q@4*@Z_kT @:y @*?q T})a9x6`@@h5`@*s@@ qa#T>~A"!*`~A!!C4Z_!`4!4!4!5@@!@@@(@2@h@ RIr * @h@2@2HH69!B7@2!B7@2!B7@2!B7@2!S#R7@h@1T!^!C4Z_!4!@4!5@h@2@h@! @@ 2@ 2!@ 2!c@ ^}*^ kT!#*4c4*KE@)qh Z}`aT}`J;LE@cq Zl}` aT@^j@@!"!*!B  JK}`i )F@7)2   @ BT@^_IT @qThRRR29Fyh2@6h72h2@(P7 h2@H7(R2h2@6P6HR.h2@@ rT(R..@H42@*Q_ qT&iMkRR?'_'q  *  *hk:@qMq, qT )' 5)R&l6M q@Tq!Th@9 7  ) R1 R1 *R1 1RR 1HR)rRMHz7@)@)K9I4|Q)y zTh>@{ q.@1T2C94sOH7A{B (@4* @iF@J!J TKyk}@+ le@9,4za@9@9hB@k* To:7h@906@)R291THShN( -@*RJ!ښ) -h@907|nHiy"I4kTHFa(D)R_(!ښ_Tjv@*4 jK @kQK jv@)?A*TkF@le@9-4a@9_ kTj@977e9kF@@^Z$7@ @@@8@7`!ښ (@1T2C9H4**! hv@@j@ B7&)#2 3 4 R @1T2C9h5@1T2C9h5R X8 )!ښ*R)  9 6h@97{hB@R`b R  r*:6`@!*@9@FyhH7@@9&@ R5@*! \K4.@ qT@ R,! zR9t@z^R@ R(! N@H4V@ R+! l@ 2mM.@qT Rmr *l.@ qT@K@ R+! N@KF@yk KR@ R+! jF@yJ j.@_ qT@ R(! @ Z@ R(! ^@ @9@@ @) @ ?֨@ 9@)4.@?qT@?1aT@9( 07h:@qhT Ra ՠ9h@ * H@99i@j~@`@(( [YhcR*7@@ 1T2C9h4A(@4) @jF@+RlQ,,ykL @bTk 4l5@9h@976`AC_*(4*`@@9!*R9^@`@!Ի{ _WOXH7u@6A@(x7/x@w>@G@C@4*@ kT @)()y* K@ 4kQqKlT @)~*+ k j @)0i)*@?ֳ@ODWC_B @{Ũ_!{og_WO@@#h@*1 Th2C94dZb`xb(@*?*_31Th&C987h@1 T@#t T@ @4jK (@@?ֈ@*@T@j@# I*tt@#T ҷ *"@T_6"@( h@1Th2C9h5` _)@?AT*OGWF_EgDoC{B_֨ u@Q@))^U4+TqTR r**@ #6#\{_WO@vh@1Th2C9h4 h@i&C9@874|@OCWB_A{Ĩ_5h@1Th2C9h5`wb@?h@v@@vx7h@1Th2C95`C{og _ W O @ @Ѩ>h@*1 Th2C94@`y4@ *(a(#( x@wkT@VH?kT*]@]\K@C*?*21 T_@'B@1T2C95@_ @]hY1`T2C9 4&C987@@1 T]^@ Ti@^hI*@]'@\@C?h@*@T@^j@I*ss]^aTt7]k*CT@H*z"TՆ_6i"@(  u@Q@))^U3+TsqTR r**^ 6Ѷ@&C9H?6 @]_)3@ @@@1T2C9h5] _)@?!TOLWK_JgIoH{GC_{WO@q`T@a@?OBWA{è_{ WO@ @987@4OCWB @{Ĩ_@@ @?b@@9h(62@h4@@C{og _ W O @@9q!ThR@T}At:vA@ ) `TUJhW @(@@}A4!`c3@4*7hR@@AT`b!ss(R+[~AB 4*U"5vA @*"5@4#@y*#*) @b=_ jA T(@yb}S_(jA T) kT~R! r` 4"QR )x)Q?1T!@"R|A @z@WC@@ XC@(4*R)R=@c^@9[@R r~ [@^@[@*u!!*K=@ *JG@~@l J K @kK y@ kB T @J6Jy_1a T6J@wKw@ 4*uq k T](@9-4}@}jmx]-*AJjT@yO=J-jT@yO=JAJ*-jT *7LG@* @5L}Pm]yy9(@9@B @c:@Cc @!URuA#*h?T@ @4* @JG@)()y){Ui)@ kTEu @V4Q *RRRQ1yTm(xOG@ @q T0@9OG@qP}1y})=yOC@/= 9U4@4@ _)@?!T*OLWK_JgIoH{GC_3@*{og_WOCA @ ) ! T @@@` 5@4 M@ A?T @?AT"@ @@B@4*:RRR @ 4y@ k"T @<yF@ @)q !T)@9F@?qI}1y })=yB@h( 9@ @@OFWE_DgCoB{A_!C{WO@!A* @@|Ac#qJTc#q T @@5"@4 @F@* k kT,+yk}@l{Lil T @!&@􃀚@h5hR@ ) `T@iThA @@@H@?ր4 _)@?TODWC{BC_{ WO *QUqT T )+ih8J @@*%R1@* qMM@( @)@9F@*% SC @) %@ M@j4E@y)*: @)@4@*5 S1@*9S-@*@*ES' )C96 @*"@*MS@*QS @)C9h07(@HK9T@*YS @*]S@*aS(R**OCWB @{Ĩ_{ _WO *nqTT *) +yJ @֨@4@)R*)! *@ @ @!P@ @h 'C97@ @!@@ @!:@@*) 42@H@@*i42@(@@*42v@@1T!Tk@@ 4@ R*Ir@(4@* 2[@H@!S@(`ӈ @ `* @7H2Ȃ@*@A@ 4HR*3>@@* 427@*+3y0@U@ @@9*@*5"( @)2 @@*y @@*4 2@*9 @? bT@@ T***ODWC_B @{Ũ_yy@**3yy {WORRBRcRv@6uZOBWA{è_{O @T@TOA{¨_{ OѴ@@5@9*@ @@h !5(}Rr@OB @{è_{{_{@@{_{ @@ @{¨_{WO@T@a@?OBWA{è_{C@)@?qT(@y?qT @!#R7#@)(A*)@(=3"R @)@?T@{A_{WO@a@?**`OBWA{è_{g_WOL@ @9 )@ @5@8! 8(7F@yA *a ijtˉ}I G4H ODWC_BgA{Ũ_ 8)ii J q))}Ii(%Ț(6A8(@(@H@?HAh(@q(T(@6 8)ii J q))}Ii(%Ț6A8ը@@@?ȎAh@qaT@(6{ WO@@9p*@ @!W(4!@4@@@99@C @!OCWB @{Ĩ_{ _WO$R5Rr7R(@6? *q'" kTt@ h>@q`T qTv@R@R*΄R**4BS4?W57***e! 4`@!YEu* 7Ru** ! 4`@!***`@ )r" r#!`@!*x4 )qJk*7R4u `@(@xi@ J"(@+* TJUS@ T 9@ khT =@  kT( @9@# @ODWC_B @{Ũ_ 8)ii J q))}Ii(%Ț6A8ը@@@?ȎAh@qT@H6X{ O~A!*@*aT5R**OB @{è_ D@(|@ @9*Ia@9K)B)i3I3*2, 6 @@R - k@9) 2qJ @)tS,0k,j @@KR - @y@y @9=3 7R- @9K2qJ@) ) _{WO3@|Av@Bc*5h@aT R1vOBWA{è_(< Z*H_A_{WO@  Ѩ (@ 4@@I@9 )@ @ 9@(t)!u) q aT((#@=*) 6jRLT`|R@=*) 77B@7 @t -@@=*) h6@ @?!C# !@! _)@?TOEWD@{B_{WO@iR@1T0C94 _)@?ATOEWD@{B_tMT_0@ @@ C#R#RFR@5@Tt@`T Ҷ" T_6"@( !{WO@iRRC@1)T0C94 _)@?TOEWD@{B_tNT_0@ @@ #3CRCR&R5@Tt@ T Ҷ"T_6"@( !{ O 4@R (@ @*$(H@- - @@8@-R!*+-tS*4 @@9qn06@y=3 . 8@@qhT @9a *4 `RU @9k07 @y *+|@-4 8@4 Rl% @B Rl% @ @ qT @y RJ@m%  @u5J@4 Rj% J@ Ri% *%C)jI^}ARRrrCr( R[r)r  r Y R r jqi~S)J *) *(* 2OB @{è_{ o g _ WO@7@57@ @S@?_T@!Cѣc~H[w) @c@9C@]\!*= @*=M1H@! @!^K@H\+@@@@]? @! @+@8@B@!] @!! @!*h6B1T\h>ը\h53R3R"4@ _)@?AT*OOWN_MgLoK{J_ @!! @!!{og_WOCt@@qT@4 @9I7)R 9!h&C9 76@j@9 R*I% ?i@9*@ @)!i)(h@9qT@~@@( AYh` @h@1Th2C9h5`u@wbT Ҷh"T;_h2C9@4!6"@( h@1T@_R rRp{z@@@6@|zHo|!hFy1@Tv@aF@yb` @@h@1Th2C9h5`t@|b T h"@ T_h2C9@h4!6"@( h@1T@_R rRlzz@@@6@{z(k[!h@1Th2C9h5`h@9)R C !ȚH}!h@1`Th2C9(4h@9)R C !ȚH}a@ h@1Th2C9h5`R hByiOFWE_DgCoB{A____{_WO@*1`T2C94@aT@ T!Ѵ"6@( zӓ eZ*OCWB_A{Ĩ_֗@bT_?T@aT*2C9H4!_6"@(  Ҩ &U@1T@R rR@ur@b6r^!{_WO@1T0C9(4OCWB_A{Ĩ_@RR rR r`P*u@Bsb6Nth2C94!h@1T@#@R@Ptz@@w6uzR!Կ{WO@ D@y@R @`4!4@!OBWA{è_ֈ@ @9@I6>ՉD@y _{WO@@R`4!4@!OBWA{è_֊@@9$@L)@H @M@9J5@k!M6>+J4j5,@r R ĀRj?q !TD@yILJ=PJ1@ kJ T 44*a _֊D@y |j K )? T r ƀR ǀR LJL  k) T_{g_WOC@!AB@97 @9i7 @9qT!WRR)R9R r r 9@p|!B@h:@h>@hA6h2@2h2@R* @h?`" T"@!#R Hh "@v hA 7R**`h@ 4~@HSTR~~ r`~qT** 7h~@y8TR*@k Th@hBBTh@ !@}Akwi6@(*h6w! @)@?AWT*OFWE_DgC@{A_!^@!*W?`cT**>5z@h@9w2@i06*@*'5H @(@ qTqT{w !*W{ 6h2@2h2h2@iSjS)J)*rH *@Th2?rT66i:@?qhT2h2xW55:XkAT@7`@!BB`@!:XkT`@!;@6h:@ qTh2@8R2h2h3 S)R8!Qhy{6h2@xr2h2T`@R r`B0`@!`@7#@Q{*`F. @9*R|@?qJ T | 0@< T`B!Bxv`!B6h:@qTh2@ 2i2{72h2H RRKR@h @q {SJi!)!ʚK  jT`@"!_Sk`")T`@!&h>@ qT! iB@h@! Ki`B@h@ RR| r`6`"H@HqT )(Yh`@!WjRLR+R  ?rL}@i }1y})=yT`F@ @9JRIS?qhnTYiRhrx6i2@)2i2x@ (!Țx GAi ))E@( ?5KAhx GAi ))A@ ?4KAxGAhA@?4O`@!h:@qThn@hj@TH/Sq(T )(YhRhj`7:h7p6h2@2h2h2@X6iv@ R*"r) iv R jTiv@ R r) iv@6iv@ R*"rJ{) iviv@H6(R)iv @kv@_) K4 R R,Rmv@)k? JTm@A*@6m@O@r yToB@ySSyy ynF@eS 1?=)!9%9 @y@!͚yСnN1%@ %x@!A@}h7A|}**}A!7@qKT,JiLl+ ) ?kj1)+T@yq}hJh:@ qTcB@b@k)T!*Wwt@h@-@!h2@2h2:o6h2@2h2w7Pc@4*9i~@`@R!h}@@5@H kCTh@@?*@5 A`bi`4*!h~@*!yz*~wfhB@hh@907h@ )@)rT  J@*7 R_ aT`@!*2hz i@y  @iy)=S @}Shyt@@9H7h@9h7*jh@t@ )@4@ )i@ab*4!k:@B @!*O-RR}@_ }@T  @Ml7{Od@@4%@#"RTbRT`B!b6@@*RUSv( @@-@*OA{¨_{O\@@*5@*OA{¨_{ WO4@@USv!@ 4@ @)US)vI )!(@97hv@(4**hv@kCTh>@qTh@ߟRr AJ@ @i _ ri)2 hB@h4?R*rhB@kbTh*@i @*"*7(bh>@qT @)y   Ih6@j@ yRUSvH@)@9rʆR ?qi2@Rj **Sw@)} SJ) *tR * 2`4!4`@!>h6@i@USv(h@@h?OCWB @{Ĩ_{O@@@h4* R Rk6@ -)j)kB@ kCThJAh4*(i@K)@)) *iJA kTh*@i@RH!(( @)y OA{¨_{ g_WO@@`4|@J+@@9 @R!h!9(J-M@(#2M*R +@ @!:(pR(9rH@=*) (7 TH@=*) 7@!(c @ :@H{(:+@ @RH!(( @)y @@OEWD_CgB @{ƨ_{@ @9 <@ R 5@ )@ @+-)!)k)@ H@?{_{ O(@ @RH!(( @)2 (@ @H!4(pR(9r@=*) (7 T@=*) 7`@!OB @{è_{ _WO@RR r`BB@R@  @? T`@@!}A@ Z.@( @ @9@@ @ R R!4@9@A @x!f!4@9@A @@906 ! 5@9h06*J!@ 5@977@@!~A`~A!R7*(G R*~ r qT@9) Z y@) Z y @2) Z 1T+@A @)y @7`~A`5Bq@`ODWC_B @{Ũ_ֈ@9@A @@976!C{og_WO@Ѩ A9t@4h@A9@y *@@j@9+R Ri!L~) @t@(dӡ!4@!C@@Ti@9*@ @>)!|){@Ti;@?khTj?@I ?kT`@4 _)@?#TOHWG_FgEoD{CC_h @!}A` @!yhG@h48h@i@9w@ )@ @@k2)!) a*@J6 @lu *> !*R* ԐR(rh@=*) (7 Th@=*) 7` @!@y(RhG@wc@?R* r T>Ո6#)R h@@h@ R  kaT?R*&#Rrh@@vi@(h@_! h@  h@aԐR(rh@@6@jATT` @!(R*i@)6@@75־L` @ *!*` @!>՚6@)R i@?q)a(i@)!(h@@i@U(hT9@h@@ R @)@? kTi@** @iG@(qT5h @9@A @!%ԐR(rh@@=*) q`TTh@@=*) qT` @!h@ @)y GhGh@@=s@{O@ A@94h@9*@ @k>@ @!H( h@?OA{¨_{WOA @@@*@)5;@R rR B*@4RR,Rnl9*@A)"T@4 @@*@9 9  @P@y1B@R@y !y!D "@y!@yBJ!*_!jTkTm@9 4m@kT*OBWA{è_`{{_{ OT@(\@4@ssa@`6*uR!*OB @{è_{%R*{_{g_ W O @h@h*qcATd@ A*@)AY-@Z @?q(@v4*d@H@@@W@ @V4*B R/****B R$"R***B R R9****BV@뵂"RA8 @9 @xӋ(7 @L6"kꃊk1 뇟+@"?(" !@5(Rh _)@?TOKWJ_IgH{G_{**{_{KW O @_d@@@ @sCT!4RC*sA8 @9 @xӋ(7 @L6"kꃊk1 뇟K@"?("CBCR 9C#*@5@T*4!5 _)@?aTOKWJK@{H_@@T !T*"R@#R@hC *!`5{_WO@R R rԃ!Bt@^!~A*q`T*R} r` @~A!* h @8@ T}Rsgt@!~A*q`*mTRR| r``~Au!#R7@!~A!*Ri@}6!i(*a*@b@4|@)*t@!~A `@``.@5!@w~@`|@!w4~@!OCWB_A{Ĩ_{_WO @4@54@`4*-VSv! A Q@5@V@a@4!4`@!! 4`@!****>4Rs@*OCWB_A{Ĩ_C{WOC@?@`T T`t@@qTR @yv 5" Tt@@5@TT!@!*4ˈ @iss""aTh@906`A*@*(5h*@i@RH!(( @)y `@s@h@4Qh @tQ1aT @)@?TODWC@{A RC_{g_WOC@@R R r@@B@R?`cTB@R?`cT*uA! @!qk T@ Zh:@ Zh>R*`R~~ r`& qkT*9* 7h&@~Ri)h&@` @ii@ 5_T?`Tf@@ h @9@@ @ R R !4h @9@A @v @)@?T*OEWD_CgB{A_!*Vh&@*!yw*!4h @9@A @@a! 5@HV!@ 5@ @h @9@@ @  R R`!4h @9@A @4!4h @9@A @!@5! 5*rh @9@A @@h @9@A @{W O @6A>=<@5`@4* _)@?T*OJWI{H_Ѣ#t@Ԫ@` @!*` @^"R4R` @\"R` @^BR` @]BR` @_bR` @]bR` @@"R#R` @ @"RCR` @@BR#R` @@BRCR` @@bR#R` @@bRCR` @@R#R` @#@RCR{og_WO@d@zA>=<;h@#2R*2R#@@`@#v@V@#[(#R$R#\(#RDR#\(CR$R#](CRDR#](cR$R#^(cRDR#^(˃R$R#_(˃RDR#붂#"RA8 @9 @xӋ(7 @L6"kꃊk1 뇟+@"?("# !`5(Rh _)@?TOEWD_CgBoA{ƨ_{og_WOC@d@xA>= ߈H ߈߈߈)߈J߈ ߈߈߈߈J߈ ߈ ߈߈ ߈M߈H߈H߈ ߈:߈ ߈ ߈߈߈߈ ߈߈߈߈*߈ ߈h߈h߈߈߈߈߈߈6ȩ߈߈߈߈ ߈߈߈5߈V߈߈ ߈ ) a   *      W  r  9            { O@9h6*!*`5!@4**OB @{è_(R9ijtˉ}I G3H @9qT 8)ii J q))}Ii(%Ț6A8Ո@@@?֨A@qT@6{{_author=Will Deacon description=IOMMU API for ARM architected SMMU implementationsparm=disable_bypass:Disable bypass streams such that incoming transactions from devices that are not attached to an iommu domain will report an abort back to the device and will not be allowed to pass through the SMMU.parmtype=disable_bypass:boolparm=force_stage:Force SMMU mappings to be installed at a particular stage of translation. A value of '1' or '2' forces the corresponding stage. All other values are ignored (i.e. no stage is forced). Note that selecting a specific stage will disable support for nested translation.parmtype=force_stage:intlicense=GPL v2parmtype=tbu_testbus_sel:intparmtype=tcu_testbus_sel:intalias=of:N*T*Carm,smmu-v1alias=of:N*T*Carm,smmu-v1C*alias=of:N*T*Carm,smmu-v2alias=of:N*T*Carm,smmu-v2C*alias=of:N*T*Carm,mmu-400alias=of:N*T*Carm,mmu-400C*alias=of:N*T*Carm,mmu-401alias=of:N*T*Carm,mmu-401C*alias=of:N*T*Carm,mmu-500alias=of:N*T*Carm,mmu-500C*alias=of:N*T*Ccavium,smmu-v2alias=of:N*T*Ccavium,smmu-v2C*alias=of:N*T*Cqcom,qsmmu-v500alias=of:N*T*Cqcom,qsmmu-v500C*alias=of:N*T*Cqcom,smmu-v2alias=of:N*T*Cqcom,smmu-v2C*intree=Yname=arm_smmuvermagic=4.19.191-g107525974b03-ab7627177 SMP preempt mod_unload modversions aarch64depends=msm_bus,qtee_shm_bridge,iommu-logger,secure_buffer,arm-smmu-debugiommu_get_fault_ids$$U?3module_layoutdmemsetg__stack_chk_guard__stack_chk_failȗ|__ll_sc_atomic_add_returnpg__ll_sc_atomic64_fetch_orw__ll_sc_atomic64_andnotAL__tracepoint_smmu_initnamba_bustype platform_bus_type> spci_bus_type(__tracepoint_tlbsync_timeout.__tracepoint_tlbi_endNY__cpu_online_mask*zcpu_number>M__tracepoint_tlbi_startkimage_voffsetވmemstart_addrXF-kmalloc_cachesM8dummy_dma_opse+ܘiommu_debugfs_top+param_ops_boolnparam_ops_intwkiommu_group_set_iommudata;Ziommu_group_get_iommudatasof_property_count_elems_of_size< odevice_for_each_child9.^of_platform_populateRqdevm_ioremapѣfind_next_bit]idr_destroyH'vmsm_bus_scale_unregister_clientZregulator_register_notifierHpci_request_acsD bus_set_iommu@@Kiommu_presentmsleepF(Uiommu_dma_get_resv_regions#xiommu_alloc_resv_regiontʽ.bus_for_each_devD8^generic_device_groupapci_device_group mMiommu_group_ref_getiommu_group_remove_device6fiommu_group_get_for_devSput_device;qkdriver_find_deviceJuof_phandle_iterator_next#of_phandle_iterator_init x:iommu_fwspec_add_ids%Oof_phandle_iterator_args*iommu_fwspec_init5S.pci_for_each_dma_aliasKdriver_for_each_device\iommu_fwspec_free\/.device_link_delJjzhdevice_link_addysg_next__free_pagesj{__alloc_pages_nodemaskreport_iommu_fault idr_alloc_cyclickmem_cache_alloc_trace: devm_kfreeFEUscm_restore_sec_cfg˂I_dev_warn[i_dev_notice/iommu_device_registergyof_dma_is_coherent_&of_device_get_match_datal<kstrtoull}P__arch_copy_from_usert*@arm_smmu_debug_set_mask_and_matchdz6arm_smmu_debug_set_tnx_tcr_cntlAHstrnchr9[$Tkstrtoull_from_userA)k__arch_copy_to_userHۈ__check_object_sizeG arm_smmu_debug_tcu_testbus_output`Ϙstrlenʼ6arm_smmu_debug_tcu_testbus_select1(snprintf^<arm_smmu_debug_tbu_testbus_outputarm_smmu_debug_tbu_testbus_selectDAsimple_open%.,debugfs_remove_recursive]N}debugfs_create_file$___ratelimit Bdebugfs_create_dir?msm_bus_scale_register_client]m"msm_bus_cl_get_pdataM-of_property_read_variable_u32_array񓾇devm_regulator_bulk_get??of_property_read_string_helpervvclk_set_rateWCclk_round_rateCnUclk_get_rate8/devm_clk_get #^of_prop_next_stringof_find_propertyv__mutex_init#_dev_info乳arm_smmu_debug_clear_intr_and_validbits>arm_smmu_debug_get_capture_snapshotlJarm_smmu_debug_get_mask_and_matchb;Iarm_smmu_debug_get_tnx_tcr_cntldevm_kmallocdevm_request_threaded_irqפplatform_get_irq?lwplatform_get_resource&of_get_propertydevm_ioremap_resourceJhiplatform_get_resource_bynamevplatform_driver_unregisterT-__platform_driver_registerk}__udelay__const_udelaye?ktime_getD)regulator_disable_deferreda'__warn_printkclk_disableUclk_enable 8_raw_spin_unlock_irqrestore vQ_raw_spin_lock_irqsave2|printk wclk_unprepare_dev_errqs|clk_prepareoregulator_disable2Xregulator_enableC{msm_bus_scale_client_update_request1regulator_bulk_disable2: mutex_unlock֮Amutex_lockLinuxarm_smmuGNU4!x, 0ptpt|p8ptp8 pp80\}T}T $4@`}d}h}}$\}} }k}k,}%8}%Pdx}}Dh}l}tooooo ohHlH|}n}n}Un}Un% %<L\pxpG%%$%%oo}} %%dp|}}   @  p:  p pt pt p8 } }  }? }? ( }[, }[< } @ } H P }T }\ d }J h }J p x }c| }c  } }  }J$ }} ( }J, }} 4 H }JL }P }JT }\ p }Jt }x }J| }  }J }  }J }   } }  }p }p  }N }N ( }c, }c< }6@ }6H P }{T }{\ d }\h }\p  }0 }0  } }  } }  ( < }P@ }PH  }r }r  } }  } } } } 4}8}h}p}t}}}}}HoXLoX|0P"l}p}tp<Hht}D}Dp?d#pA} pA} @P}KT}KXl}Jp}JxpG}}}}$p }$}08pPptp8} }D%H%p< %(%$4p`pptp8p<p0>(%,%$\pt4Ttp<p% %0 $l   p4!`!pP;p!!pt!p8!%!%!n!n!!"o "oT"}oX"}od"l"op"p:t"ox"p:""p,;"p,;""o"o"#ph#####o#p@;$o$p@; $$8$T$d$p$$}g$}g$} $} $%}%}% &&0&<&x&&o&o'$'0'8'D'ptL'p8T'X'%`'%'pt'p8'$'o'o'p4(P(`(ox(p:(o() )) )pt()p8L)}P)}T)t)%x)%)})})))p9))p9)))p9))p9)`*}d*}l*x******+ +%+%8+$d+x+}#|+}#,<-L-}<T-}<-}r-}r-}-}.}.}.}p.}p..}0.}0./p/pt/p8H00}0}001$1X11p1}51}5111pt1p81}52}522p482p`2pth2p8223%3%43}/83}/H3t3x3%3%3$33D4x4p5|444445(5(<5D5L5T5X55(5(566p|6 6o$6} (6o,6} 06P6}T6}X6d6677(7\7o0`7}=d7o0h7}=l7x7}|7}77o7}H7o7}H77} 7} 77}-7}7}-7}7} 8} 8 8}8}8 8}m$8}A(8},8}08}m48}A<8}@8}D8}X8}p89 999H9(L9(999}9}99:}D:}o:}D:}o::h;%l;%;;<h<}p<}<<}i <}i <<}<}<<%<%<$<%<%4=%<=%l=p=|====>>}>} >,>$H>%L>%>%>%>>>>>?8?T?l?}p?}t??$ AA%A%ApBB,C@CoDC}HCoLC}PCxC}AC}ACC} C} CC}cC}C}LC} C}cC}C}C}LC} C}C}hD}hD}D} D}l,D}l0D}`@D}`DD}?PD}?TD}hdD}hhD}RtD}RxD}mD}mD}D}DD} D} DD} E} E(E}i,E}i0E`KK!K!KptKp8Kp0>KLL M M} $M} (M8MPMxMM8M8MMM}M}M4NLN8PN8hNN&NN} N} NN8NO,O}0O}4OpOOp|6OoO}OoO}OO}xO}xOOP(Pp|60Po4P}8Po4oX8}><T}X}`od}>hol}>p}}o0}>o0}>o}>ĀoȀ}>̀}}}}$}(},4}m8}m<D$\%`%pp%%؁ ptp8 pt(p80}c4}c<H}XL}X\h}l}xȂԂ}؂}0H`x$%% &pp(4pt<p8HptPp8X`}h}Є؄ (HPpx o$} (o,} 0H%P%}}$%%& pp$,<ptDp8PptXp8`h}.p}.}}ԇ܇$@HP}X}dlo }o }%%L}P}T`$|%%o}ĉoȉ}̉ԉ} ؉} ܉tЊ܊pp,4o8}<o@}DP%X%}Y}Yptp8ċpt̋p8&o}o}}w }w$0pTqLpTqp%t%oH}|oH}|pptp8%%D}W H}W LX$pXr phrpr$t(r 0p4r<pd@rHp/LrTp4Xr `pH5dr$lp6pr(xp9|r,p;r0p<r4p$<r8p@<r<pBr@pTBrDpXBrHpdBrLp CrPpCrTpCrXpC r\pDr` pD$rd,pE0rh8p$E<rlDpLEHrpPpXETrt\ptE`rxhpElr|tpExrpKrpKrpUrpxWrpWrpLXrpZrp [rp]rp^rpT^rpd^rp,_rp` r(p`,r4p`8r@ptaDrLpaPrXp,c\rdpchrppctr|pdrpDdrpLdrpxdrp|px?pGpGpXHpDIpIpJp8Kp,MpMpNp8O pLi p0n$nn$,o0 4o8 <HoL PoT Xdoholnnnp((HttpL4 p4(0p48pD5@Hp6Pp9Xo ooow}  o(}0 8 HnP}-X ` pox},  op |8}`}&phQpD_}@}@}H#pp8p ppp$pp(p4 0p 8p!@p'Hp`)Pp<+Xp-`p0hp81pt1p 2p$2pD2px2p2p3Xp$L`p(Lhp,Lpp0LxpM 0@pbHpDcPpd`peppTixpop`op4ptPp5p0LpMp@OptPp5p0LpMp@O pO(pO0p0L8pMnonXo o o!ox"o(`#p `p#p `#p `$pt$p$th$0%p8q%H&}5X&}Z h&}Jx&}?&}&}&}E &}&}(p<(pX()p )*p*pd++p8,pAndroid (7284624, based on r416183b) clang version 12.0.5 (https://android.googlesource.com/toolchain/llvm-project c935d99d7cf2016289302412d708641d52d2f7ee)** a% 7 ,) ~* 5' ~#   [* ' 6#   ;% 8* ,& 8# D Pj \* h& t# v  ( $ )!  u  D( } F E& "  ' 9$  *  ' # Q   W' D) 0  (w* 4.' @w# L X'T* d ' p/# | ~ 1* #  c =# $( $ ^!  ) & " L - $) 0m& <" H T `) l>& xt"   y) & Y"   * B' #  o ( M*(' %(# ,! -w 9$ 0** (& $ #r!\*0( & $ "XW!hA @ H#! )(&$"!E(8&`g)6(f&u$ $" %(oPx8 <)( 7& @&F$$m" - 7 &@ hr) p('& )"$R"(  *0 +3 W)X'%#"C  oH# !##& ( Q! #  Hy( <b L&"0 T ` & lg"H x/"   R) * tK) <P' <# $>" 0>[ x? ? A%) @4% D! H  Lb P<' ( T% X! \ `G d( h$ l! p t  x# ( |$ e! G GO G! 8* XH& DI" IS J4 8K) t& $ $L" (L ,L# 0L ,M' ) M( MT$ N 8O @ON O O tP) hQ& `"   i e) % (" }  b* * I' Q% D_# `! X`4  (( -% !  b [ Dc( % !  @ %( & d$ ey!   * e& " o H Li Ti! ( $ "!  n  =( |$  v $? ( ( ,M$ 0 4> 8 < 8' 0n)$ @ D  H LN ^) o' `o% p# p!" 8qJ Tqv t $t v xyh% ?* =) PA% T! X- \ tzp* `( |' H&% C# ! d  < XT& "#  q $* ( $ # $l! }  4 V  ! "  * '& X)$ `)" <+Z -; .> ) {& 0$ 81" t1 2* $2 D2  x2M 2) 3( 4[$ P4 4U  $) 5' |6@$ ( 61 , 9 : ll) :' ,;% @;# P;X 0 4 8h* * X%  {" E ) 0$   % E* H%  v %' % & (  " `  & ! S)-"(IR&ca$" [$')E 'e#&) )?5"h$C%`'{0 !^ "U @(s ,; P; |60((  9tL :    J(y(( a  PP(8x( eg2)*e ! Y 0L <P ,  q AX( HT *   ( d-(|(K(( + 6 X(f ) ~  p(  < XH(F % ^ 8q $  t $tlx(J#(!( TqP(y G8- Dq!#! hQ R!  `)M D_} X`D!  D24K 8; m  <+T  - @  $2 ? MH  0p xy-(#(  v.(t 4 |  x2x 3pA $q , @; @C 2  @&  H# `L t 8    81<! 'r  (\' (% (' 4% @O tP O$ 5(( O 2 t1z 0>T% , ? :$m% (  X(` $La (L ,L{%(* b$ dL Dc e((&0(0!X(  `oD4 o`(+ Tiz p  & |<]  pf@($h(((G( (()((  tzs'%X@     $ #  P)(E }j(xt * `  4ON'4 @ 98d   -  yrAE  3LI q BH ]   ibT^ &h = '^  R8  A| R- +  "F4U]"`F% 8(6 `( w R niG G( @ o X'g.note.Linux.rela.exit.text.rela.init.text.comment.altinstr_replacement.init.plt.bss.rela.rodata.arm_smmu_s1_tlb_ops.rela.altinstructions__versions__ksymtab_strings.rela.text.iommu_get_fault_ids.rela___ksymtab+iommu_get_fault_ids.rela___kcrctab+iommu_get_fault_ids.rela.data.qsmmuv500_tbu_driver.modinfo.rela__param.note.GNU-stack.llvm_addrsig.text.ftrace_trampoline.rela.gnu.linkonce.this_module.rela__jump_table.rela__bug_table.note.gnu.build-id.shstrtab.strtab__ksymtab.symtab__kcrctab.rodata.dataof_get_propertyof_find_propertyidr_destroyarm_smmu_init_power_resources.__keyarm_smmu_device_dt_probe.__keyarm_smmu_device_cfg_probe.__keyarm_smmu_domain_alloc.__keyof_property_read_variable_u32_array__const_udelay__udelayarm_smmu_power_off_slowiommu_group_get_for_devarm_smmu_attach_devarm_smmu_detach_devbus_for_each_devbus_set_iommumsm_smmu_tlb_inv_contextarm_smmu_destroy_domain_contextarm_smmu_tlb_sync_contextof_phandle_iterator_nextsg_nextarm_smmu_debug_tcu_testbus_outputarm_smmu_debug_tbu_testbus_outputiommu_group_put__tracepoint_tlbsync_timeoutmsm_bus_scale_client_update_request__tracepoint_tlbi_start__ll_sc_atomic64_andnotarm_smmu_debug_get_capture_snapshotcavium_smmu_context_countparam_ops_intiommu_presentof_dma_is_coherentarm_smmu_is_iova_coherentmsm_bus_scale_unregister_clientmsm_bus_scale_register_clientreport_iommu_faultarm_smmu_context_faultarm_smmu_trigger_faultarm_smmu_global_fault__qsmmuv2_halt__mutex_init__tracepoint_smmu_initarm_smmu_bus_initof_phandle_iterator_initqsmmuv500_arch_initiommu_fwspec_init___ratelimitfind_next_bitfind_next_zero_bitmemsetkimage_voffsetarm_smmu_device_resetqsmmuv2_device_resetiommu_group_getdevm_regulator_bulk_getdevm_clk_getiommu_group_ref_getktime_getarm_smmu_debug_tcu_testbus_selectarm_smmu_debug_tbu_testbus_selectarm_smmu_free_pages_exactarm_smmu_alloc_pages_exactarm_smmu_iova_to_physhyp_assign_physarm_smmu_debug_clear_intr_and_validbits__param_str_disable_bypass__param_disable_bypassarm_smmu_tlb_sync_context._rsarm_smmu_context_fault._rsarm_smmu_global_fault._rsqsmmuv500_tcu_testbus_init._rsqsmmuv500_tbu_testbus_init._rsqsmmuv500_capturebus_init._rsqsmmuv500_iova_to_phys._rsarm_smmu_tlb_sync_global._rsarm_smmu_debug_tcu_testbus_sel_write._rsarm_smmu_debug_tbu_testbus_sel_write._rsarm_smmu_debug_capturebus_config_write._rsarm_smmu_debug_capturebus_snapshot_read._rsarm_smmu_debug_testbus_read._rsarm_smmu_debug_capturebus_config_read._rs__arm_smmu_tlb_sync_timeout_SMMUV2._rs__arm_smmu_tlb_sync_timeout_SMMUV500._rsarm_smmu_debug_capturebus_snapshot_fopsarm_smmu_debug_tcu_testbus_fopsarm_smmu_debug_tbu_testbus_fopsarm_smmu_debug_tcu_testbus_sel_fopsarm_smmu_debug_tbu_testbus_sel_fopsarm_smmu_debug_capturebus_config_fopsarm_smmu_opsmsm_smmu_gather_opsarm_smmu_pm_opsqsmmuv2_arch_opsqsmmuv500_arch_opsfree_io_pgtable_opsalloc_io_pgtable_opsarm_smmu_s1_tlb_opsdummy_dma_opsarm_smmu_options____versionsarm_smmu_put_resv_regionsarm_smmu_get_resv_regionsiommu_dma_get_resv_regionsof_n_addr_cellsof_n_size_cellsarm_smmu_disable_config_clocksarm_smmu_enable_config_clocksof_phandle_iterator_argskmalloc_caches__free_pagesarm_smmu_init_power_resources__module_depends__crc_iommu_get_fault_ids__kstrtab_iommu_get_fault_ids__ksymtab_iommu_get_fault_idsiommu_fwspec_add_idspci_request_acspci_for_each_dma_aliasarm_smmu_domain_set_attrarm_smmu_domain_get_attriommu_domain_get_attr_dev_err__ll_sc_atomic64_fetch_ordebugfs_testbus_dirdebugfs_capturebus_dirdebugfs_create_dirstrnchrarm_smmu_driverqsmmuv500_tbu_driverplatform_driver_unregisteriommu_logger_unregisterqsmmuv500_tbu_register__platform_driver_registeriommu_logger_registeriommu_device_register__arch_copy_to_user__arch_copy_from_userkstrtoull_from_userof_property_read_string_helperregulator_notifierregulator_register_notifiercpu_numbermemstart_addrplatform_get_irqdevm_free_irqdevm_request_threaded_irq__bus_lookup_iommu_grouparm_smmu_device_grouppci_device_groupgeneric_device_groupqsmmuv500_device_groupiommu_debugfs_topstrcmpmsleeparm_smmu_unmapdevm_ioremaparm_smmu_map_dev_info__ll_sc_atomic_add_return_dev_warniommu_alloc_resv_regionarm_smmu_power_onarm_smmu_tlbi_domainsimple_openstrlenarm_smmu_debug_set_tnx_tcr_cntlarm_smmu_debug_get_tnx_tcr_cntlparam_ops_boolkstrtoull__stack_chk_fail__param_tcu_testbus_sel__param_tbu_testbus_seldevice_link_del__warn_printk__alloc_pages_nodemask__cpu_online_maskarm_smmu_write_context_bankmutex_unlockmutex_lockarm_smmu_debug_capture_bus_matcharm_smmu_of_matchqsmmuv500_tbu_of_matcharm_smmu_debug_set_mask_and_matcharm_smmu_debug_get_mask_and_matcharm_smmu_map_sgof_prop_next_stringof_property_match_stringof_property_read_stringusing_legacy_bindingusing_generic_bindingscm_restore_sec_cfgsnprintf__check_object_sizeof_property_count_elems_of_sizeidr_removearm_smmu_device_removedebugfs_remove_recursive_raw_spin_lock_irqsavearm_smmu_iova_to_ptearm_smmu_debug_tcu_testbus_sel_writearm_smmu_debug_tbu_testbus_sel_writearm_smmu_debug_capturebus_config_writeclk_set_rateclk_get_rateclk_round_ratearm_smmu_of_xlateof_platform_populate_raw_spin_unlock_irqrestoreclk_unprepareclk_prepareamba_bustypeplatform_bus_typepci_bus_typearm_smmu_pm_resumearm_smmu_write_smeplatform_get_resource_bynameinit_module__this_modulecleanup_moduledebugfs_create_file__find_legacy_master_phandleof_parse_phandlearm_smmu_unassign_tablearm_smmu_assign_table__mod_of__arm_smmu_of_match_device_tableregulator_disableregulator_bulk_disableclk_disablearm_smmu_capableregulator_enableclk_enablefast_smmu_put_dma_cookieiommu_put_dma_cookie__param_str_force_stage__param_force_stagedevm_kfreearm_smmu_domain_freeiommu_fwspec_freearm_smmu_match_nodeplatform_get_resourcedevm_ioremap_resourceput_devicedriver_for_each_devicearm_smmu_remove_deviceiommu_group_remove_devicedriver_find_devicearm_smmu_add_device_dev_noticepreempt_schedule_notracekmem_cache_alloc_traceqsmmuv500_tbu_probearm_smmu_device_dt_probe__stack_chk_guard__arm_smmu_iova_to_phys_hardqsmmuv2_iova_to_phys_hardqsmmuv500_iova_to_phys_hard__tracepoint_tlbi_enddevice_for_each_child__arm_smmu_get_pci_sidarm_smmu_tlb_sync_vmid__list_del_entry_valid__list_add_validregulator_disable_deferredarm_smmu_init.registeredarm_smmu_destroy_domain_context.__warneddevice_link_addarm_smmu_debug_capturebus_snapshot_readarm_smmu_debug_tcu_testbus_readarm_smmu_debug_tbu_testbus_readarm_smmu_debug_testbus_readscm_io_readarm_smmu_debug_tcu_testbus_sel_readarm_smmu_debug_tbu_testbus_sel_readarm_smmu_debug_capturebus_config_readdevm_kmalloc__kmallocarm_smmu_domain_allocmsm_smmu_tlb_inv_range_nosyncarm_smmu_tlb_inv_range_nosyncarm_smmu_tlb_inv_vmid_nosyncmsm_smmu_tlb_sync__arm_smmu_tlb_syncarm_smmu_power_on_atomicarm_smmu_power_off_atomicidr_alloc_cyclicqsmmuv2_init_cbqsmmuv500_init_cbiommu_group_set_iommudataiommu_group_get_iommudataqsmmuv500_release_group_iommudatamsm_bus_cl_get_pdataof_device_get_match_data$d.399$x.299$d.199$x.99$d.389$x.289.Ltmp189$d.189$x.89$d.379$x.279$x.179$x.79__UNIQUE_ID_alias69$d.369$x.269$d.169$x.69__UNIQUE_ID_alias59$d.359$x.259$d.159arm_smmu_debug_capturebus_config_write._rs.59$d.59.Ltmp49$d.349$x.249$d.149$x.49qsmmuv500_capturebus_init._rs.49.Ltmp39$d.339$x.239$x.139qsmmuv500_tbu_testbus_init._rs.39$d.39$d.329$x.229$x.129$x.29$x.319$x.219$x.119$x.19$d.309.Ltmp209$x.209$x.109$x.9$d.398$x.298$x.198$d.98$d.388$d.288$x.188$x.88$d.378$d.278$x.178$d.78__UNIQUE_ID_alias68$d.368$d.268$x.168$x.68__UNIQUE_ID_alias58$d.358$d.258$x.158$x.58$d.348$x.248$x.148$x.48$d.338$d.238$d.138$x.38$d.328$d.228$d.128$x.28$x.318$x.218$d.118$d.18$x.308qsmmuv500_tcu_testbus_init._rs.208$d.208$x.108$d.8$d.397$x.297$d.197$x.97$d.387$x.287__UNIQUE_ID_license187$d.187$x.87$d.377$x.277.Ltmp177$x.177$x.77__UNIQUE_ID_alias67$d.367$x.267$d.167$x.67__UNIQUE_ID_alias57$d.357$x.257$d.157$d.57$d.347$d.247$x.147$x.47$d.337$x.237$x.137$d.37$d.327$x.227$x.127$x.27.Ltmp17$x.317$d.217$x.117$x.17$x.307$x.207arm_smmu_domain_alloc.__key.107$x.107$d.7_note_6$d.396$x.296$x.196$d.96__UNIQUE_ID_tbu_testbus_seltype86$d.386$d.286__UNIQUE_ID_author186.Ltmp186$x.186$d.86$d.376$d.276$x.176$d.76__UNIQUE_ID_alias66$d.366$d.266$x.166$x.66__UNIQUE_ID_intree56$d.356$d.256$x.156$x.56.Ltmp46$d.346$x.246$d.146$x.46$d.336$d.236$d.136$x.36qsmmuv500_tbu_testbus_init._rs.36$d.326$d.226$d.126$x.26$x.316$x.216$d.116$d.16$d.406$d.306.Ltmp206qsmmuv500_tcu_testbus_init._rs.206$d.206$d.106$x.6$d.395$x.295$d.195$x.95__UNIQUE_ID_tcu_testbus_seltype85$d.385$x.285__UNIQUE_ID_description185$d.185$x.85$d.375$x.275$x.175$x.75__UNIQUE_ID_alias65$d.365$x.265$x.165$x.65.Ltmp55__UNIQUE_ID_name55$d.355$x.255$d.155qsmmuv500_capturebus_init._rs.55$d.55$d.345$d.245$x.145$x.45$d.335$x.235$x.135$d.35$d.325$x.225$x.125$x.25$x.315$x.215arm_smmu_debug_tcu_testbus_sel_write._rs.215$x.115$x.15$d.405$x.305$x.205$x.105$x.5.Ltmp394$d.394$x.294$x.194$d.94__UNIQUE_ID_disable_bypass84$d.384$d.284$x.184$d.84$d.374$d.274.Ltmp174$d.174$d.74__UNIQUE_ID_alias64$d.364$d.264$x.164$x.64__UNIQUE_ID_vermagic54$d.354$d.254$x.154$x.54$d.344$x.244$d.144$x.44$d.334$d.234$d.134$x.34$d.324$d.224$d.124$d.24$x.314arm_smmu_debug_tcu_testbus_sel_write._rs.214$d.214$d.114$x.14$d.304$x.204$x.104arm_smmu_global_fault._rs.104$d.4$d.393$x.293$d.193arm_smmu_device_cfg_probe.__key.93$x.93__UNIQUE_ID_disable_bypasstype83$d.383$x.283.Ltmp183$d.183$x.83$d.373$x.273$x.173$x.73__UNIQUE_ID_alias63$d.363$x.263$x.163$x.63$d.353$x.253$d.153$x.53$d.343$d.243$x.143$x.43$d.333$x.233$x.133qsmmuv500_tbu_testbus_init._rs.33$d.33.Ltmp23$d.323$x.223$x.123$x.23$x.313$x.213$x.113$d.13$x.303.Ltmp203$x.203.Ltmp103$d.103$x.3cavium_smmuv2qcom_smmuv2arm_smmu_s2_tlb_ops_v2smmu_generic_v2arm_smmu_tlb_inv_context_s2$d.392$x.292.Ltmp192$x.192$x.92__UNIQUE_ID_force_stage82$d.382$d.282$x.182$d.82__UNIQUE_ID_alias72$d.372$d.272$d.172$d.72__UNIQUE_ID_alias62$d.362$d.262$x.162$x.62.Ltmp52$d.352$d.252$x.152$x.52qsmmuv500_capturebus_init._rs.52$d.342$x.242$d.142$d.42.Ltmp32$d.332$x.232$d.132$x.32$d.322$d.222$d.122$d.22$x.312.Ltmp212$d.212$d.112$x.12$d.302$x.202$x.102$d.2arm_smmu_s2_tlb_ops_v1smmu_generic_v1arm_smmu_tlb_inv_context_s1$d.391$x.291$d.191$x.91__UNIQUE_ID_force_stagetype81$d.381$x.281$d.181$x.81__UNIQUE_ID_alias71$d.371$x.271$x.171$x.71__UNIQUE_ID_alias61$d.361$x.261$d.161arm_smmu_debug_capturebus_config_write._rs.61$d.61$d.351$x.251$d.151$d.51$d.341$d.241$x.141$x.41.Ltmp331$d.331$x.231$x.131$d.31$d.321$x.221$x.121$x.21$x.311$x.211qsmmuv500_tcu_testbus_init._rs.211$x.111$d.11arm_mmu401$x.301$d.201$x.101$x.1$d.390$x.290$x.190$x.90$d.380$d.280.Ltmp180$x.180$x.80__UNIQUE_ID_alias70$d.370$d.270$x.170$x.70__UNIQUE_ID_alias60$d.360$d.260$x.160$x.60$d.350$d.250$x.150$x.50$d.340$x.240$d.140$x.40$d.330$d.230$d.130$x.30.Ltmp20$d.320$d.220$d.120$x.20.Ltmp10$x.310$d.210$d.110$x.10qcom_smmuv500arm_mmu500$d.300$x.200.Ltmp100$d.100$d.0@PX`QLjV0 p20 8-'@\\6pd,"PP(6xSD@(@@&@؟& |@P& @ط& @&@( & @H&@0&?@&@P&[@& @0&-0\LoVxLK(x*